

SFT

CRAY

RESEARCH, INC.

CRAY X-MP CAL REFERENCE CARD

SQ-0067

Copyright © 1983 by CRAY RESEARCH, INC.

CAL CONTROL STATEMENT

CAL, CPU=*type*, I=*idn*, L=*ldn*, B=*bdn*, E=*edn*, ABORT, DEBUG, *options*,

LIST=*name*, S=*sdn*, SYM=*sym*, T=*bst*, X=*xdn*.

CPU	Omitted CPU= <i>type</i>	Machine currently executing CAL Specify CRAY-1 or CRAY-XMP
I	Omitted I= <i>idn</i>	Source on \$IN Source on <i>idn</i>
L	Omitted L=0 L= <i>ldn</i>	List output on \$OUT No list output List output on <i>ldn</i>
B	Omitted B=0 B= <i>bdn</i>	Binary on \$BLD No binary Binary on <i>bdn</i>
E	Omitted E E= <i>edn</i>	No error listing Error list on \$OUT Error list on <i>edn</i> unless <i>edn=ldn</i> , then <i>ldn</i>
ABORT	Omitted ABORT	Do not abort Abort on fatal error during assembly
DEBUG	Omitted DEBUG	Write binary record on fatal error and set fatal error flag Write binary record with fatal error flag clear

options: See *options* under CAL control statement in CAL Reference Manual (*options* overrides the LIST pseudo.)

LIST	Omitted LIST LIST= <i>name</i>	LIST pseudos with a null (empty) location field processed All LIST pseudos processed LIST pseudo instructions with a location field matching name processed
S	Omitted S=0 S= <i>sdn</i>	\$SYSTXT No system text System text on <i>sdn</i>
SYM	Omitted SYM SYM= <i>sym</i>	No symbol table Symbol table on dataset holding binary load data Symbol table on <i>sym</i>
T	Omitted T=0 T T= <i>bst</i>	No binary system text written No binary system text written Binary dataset written to \$BST Binary system text written to <i>bst</i>
X	Omitted X=0 X X= <i>xdn</i>	No global cross-reference records written No global cross-reference records written Global cross-reference records written to \$XRF Global cross-reference records written to <i>xdn</i>

INSTRUCTIONS

<u>CRAY X-MP</u>	<u>CAL</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
000000	ERR	-	Error exit
††0010jk	CA, A _j A _k	-	Set the channel (A _j) current address to (A _k) and begin the I/O sequence
††0011jk	CL, A _j A _k	-	Set the channel (A _j) limit address to (A _k)
††0012j0	CI, A _j	-	Clear channel (A _j) interrupt flag; clear device master-clear (output channel).
††0012j1	MC, A _j	-	Clear channel (A _j) interrupt flag; set device master-clear (output channel); clear device ready-held (input channel).
††0013j0	XA A _j	-	Enter XA register with (A _j)
††0014j0	RT S _j	-	Enter RTC register with (S _j)
††001401	IP 1	-	Set interprocessor interrupt
††001402	IP 0	-	Clear interprocessor interrupt
††001403	CLN 0	-	Enter CLN register with 0
††001413	CLN 1	-	Enter CLN register with 1
††001423	CLN 2	-	Enter CLN register with 2
††001433	CLN 3	-	Enter CLN register with 3
††0014j4	PCI S _j	-	Enter II register with (S _j)
††001405	CCI	-	Clear PCI request
††001406	ECI	-	Enable PCI request
††001407	DCI	-	Disable PCI request
00200k	VL A _k	-	Transmit (A _k) to VL register
†002000	VL 1	-	Transmit 1 to VL register
002100	EFI	-	Enable interrupt on floating-point error
002200	DFI	-	Disable interrupt on floating-point error
002300	ERI	-	Enable operand range interrupts
002400	DRI	-	Disable operand range interrupts
002500	DBM	-	Disable bidirectional memory transfers
002600	EBM	-	Enable bidirectional memory transfers
002700	CMR	-	Complete memory references
0030j0	VM S _j	-	Transmit (S _j) to VM register
†003000	VM 0	-	Clear VM register
0034jk	SM, jk 1, TS	-	Test & set semaphore jk in SM
0036jk	SM, jk 0	-	Clear semaphore jk in SM
0037jk	SM, jk 1	-	Set semaphore jk in SM
004000	EX	-	Normal exit
0050jk	J Bjk	-	Jump to (Bjk)
006i jkm	J exp	-	Jump to exp
007i jkm	R exp	-	Return jump to exp; set B00 to P.
010i jkm	JAZ exp	-	Branch to exp if (A0)=0
011i jkm	JAN exp	-	Branch to exp if (A0)≠0
012i jkm	JAP exp	-	Branch to exp if (A0) positive; 0 is positive.
013i jkm	JAM exp	-	Branch to exp if (A0) negative
014i jkm	JSZ exp	-	Branch to exp if (S0)=0
015i jkm	JSN exp	-	Branch to exp if (S0)≠0
016i jkm	JSP exp	-	Branch to exp if (S0) positive; 0 is positive.
017i jkm	JSM exp	-	Branch to exp if (S0) negative
†††020i jkm	Ai exp	-	Transmit exp=jkm to Ai
†††021i jkm	Ai exp	-	Transmit exp=ones complement of jkm to Ai
†††022i jk	Ai exp	-	Transmit exp=jk to Ai
023i j0	Ai S _j	-	Transmit (S _j) to Ai
023i 01	Ai VL	-	Transmit (VL) to Ai
024i jk	Ai Bjk	-	Transmit (Bjk) to Ai
025i jk	Bjk Ai	-	Transmit (Ai) to Bjk
026i j0	Ai PS _j	Pop/LZ	Population count of (S _j) to Ai
026i j1	Ai QS _j	Pop/LZ	Population count parity of (S _j) to Ai
026i j7	Ai SB _j	-	Transmit (SB _j) to Ai

<u>CRAY X-MP</u>	<u>CAL</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
027i.j0	Ai ZSj	Pop/LZ	Leading zero count of (Sj) to Ai
027i.j7	SBj Ai	-	Transmit (Ai) to SBj
030i.jk	Ai Aj+Ak	A Int Add	Integer sum of (Aj) and (Ak) to Ai
*030i.0k	Ai Ak	A Int Add	Transmit (Ak) to Ai
*030i.j0	Ai Aj+1	A Int Add	Integer sum of (Aj) and 1 to Ai
031i.jk	Ai Aj-Ak	A Int Add	Integer difference of (Aj) less (Ak) to Ai
*031i.00	Ai -1	A Int Add	Transmit -1 to Ai
*031i.0k	Ai -Ak	A Int Add	Transmit the negative of (Ak) to Ai
*031i.j0	Ai Aj-1	A Int Add	Integer difference of (Aj) less 1 to Ai
032i.jk	Ai Aj*Ak	A Int Mult	Integer product of (Aj) and (Ak) to Ai
033i.00	Ai CI	-	Channel number to Ai (j=0)
033i.j0	Ai CA,Aj	-	Address of channel (Aj) to Ai (j≠0; k=0)
033i.j1	Ai CE,Aj	-	Error flag of channel (Aj) to Ai (j≠0; k=1)
034i.jk	Bjk,Ai ,A0	Memory	Read (Ai) words to B register jk from (A0)
*034i.jk	Bjk,Ai 0,A0	Memory	Read (Ai) words to B register jk from (A0)
035i.jk	,A0 Bjk,Ai	Memory	Store (Ai) words at B register jk to (A0)
*035i.jk	0,A0 Bjk,Ai	Memory	Store (Ai) words at B register jk to (A0)
036i.jk	Tjk,Ai ,A0	Memory	Read (Ai) words to T register jk from (A0)
*036i.jk	Tjk,Ai 0,A0	Memory	Read (Ai) words to T register jk from (A0)
037i.jk	,A0 Tjk,Ai	Memory	Store (Ai) words at T register jk to (A0)
*037i.jk	0,A0 Tjk,Ai	Memory	Store (Ai) words at T register jk to (A0)
040i.jkm	Si exp	-	Transmit jkm to Si
041i.jkm	Si exp	-	Transmit exp=ones complement of jkm to Si
042i.jk	Si <exp	S Logical	Form ones mask exp bits in Si from the right; jk field gets 64-exp.
*042i.jk	Si #>exp	S Logical	Form zeros mask exp bits in Si from the left; jk field gets exp.
*042i.77	Si 1	S Logical	Enter 1 into Si
*042i.00	Si -1	S Logical	Enter -1 into Si
043i.jk	Si >exp	S Logical	Form ones mask exp bits in Si from the left; jk field gets exp.
*043i.jk	Si #<exp	S Logical	Form zeros mask exp bits in Si from the right; jk field gets 64-exp.
*043i.00	Si 0	S Logical	Clear Si
044i.jk	Si Sj&Sk	S Logical	Logical product of (Sj) and (Sk) to Si
*044i.j0	Si Sj&SB	S Logical	Sign bit of (Sj) to Si
*044i.j0	Si SB&Sj	S Logical	Sign bit of (Sj) to Si (j≠0)
045i.jk	Si #Sk&Sj	S Logical	Logical product of (Sj) and ones complement of (Sk) to Si
*045i.j0	Si #SB&Sj	S Logical	(Sj) with sign bit cleared to Si
046i.jk	Si Sj\Sk	S Logical	Logical difference of (Sj) and (Sk) to Si
*046i.j0	Si Sj\SB	S Logical	Toggle sign bit of Sj, then enter into Si
*046i.j0	Si SB\Sj	S Logical	Toggle sign bit of Sj, then enter into Si (j≠0)
047i.jk	Si #Sj\Sk	S Logical	Logical equivalence of (Sk) and (Sj) to Si
*047i.0k	Si #Sk	S Logical	Transmit ones complement of (Sk) to Si
*047i.j0	Si #Sj\SB	S Logical	Logical equivalence of (Sj) and sign bit to Si
*047i.j0	Si #SB\Sj	S Logical	Logical equivalence of (Sj) and sign bit to Si (j≠0)
*047i.00	Si #SB	S Logical	Enter ones complement of sign bit into Si
050i.jk	Si Sj!Si&Sk	S Logical	Logical product of (Si) and (Sk) complement ORed with logical product of (Sj) and (Sk) to Si
*050i.j0	Si Sj!Si&SB	S Logical	Scalar merge of (Si) and sign bit of (Sj) to Si
051i.jk	Si Sj!Sk	S Logical	Logical sum of (Sj) and (Sk) to Si
*051i.0k	Si Sk	S Logical	Transmit (Sk) to Si
*051i.j0	Si Sj!SB	S Logical	Logical sum of (Sj) and sign bit to Si
*051i.j0	Si SB!Sj	S Logical	Logical sum of (Sj) and sign bit to Si (j≠0)
*051i.00	Si SB	S Logical	Enter sign bit into Si
052i.jk	S0 Si<exp	S Shift	Shift (Si) left exp=jk places to S0

<u>CRAY X-MP</u>	<u>CAL</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
053ijk	Si Si>exp	S Shift	Shift (Si) right exp=64-jk places to S0
054ijk	Si Si<exp	S Shift	Shift (Si) left exp=jk places
055ijk	Si Si>exp	S Shift	Shift (Si) right exp=64-jk places
056ijk	Si Si,Sj<Ak	S Shift	Shift (Si and Sj) left (Ak) places to Si
†056i0	Si Si,Sj<1	S Shift	Shift (Si and Sj) left one place to Si
†056i0k	Si Si<Ak	S Shift	Shift (Si) left (Ak) places to Si
057ijk	Si Sj,Si>Ak	S Shift	Shift (Sj and Si) right (Ak) places to Si
†057i0	Si Sj,Si>1	S Shift	Shift (Sj and Si) right one place to Si
†057i0k	Si Si>Ak	S Shift	Shift (Si) right (Ak) places to Si
060ijk	Si Sj+Sj	S Int Add	Integer sum of (Sj) and (Sk) to Si
061ijk	Si Sj-Sk	S Int Add	Integer difference of (Sj) and (Sk) to Si
†061i0k	Si -Sk	S Int Add	Transmit negative of (Sk) to Si
062ijk	Si Sj+FSk	Fp Add	Floating-point sum of (Sj) and (Sk) to Si
†062i0k	Si +FSk	Fp Add	Normalize (Sk) to Si
063ijk	Si Sj-FSk	Fp Add	Floating-point difference of (Sj) and (Sk) to Si
†063i0k	Si -FSk	Fp Add	Transmit normalized negative of (Sk) to Si
064ijk	Si Sj*FSk	Fp Mult	Floating-point product of (Sj) and (Sk) to Si
065ijk	Si Sj*HSk	Fp Mult	Half-precision rounded floating-point product of (Sj) and (Sk) to Si
066ijk	Si Sj*RSk	Fp Mult	Full-precision rounded floating-point product of (Sj) and (Sk) to Si
067ijk	Si Sj*ISk	Fp Mult	2-floating-point product of (Sj) and (Sk) to Si
070i0	Si /HSj	Fp Rcpl	Floating-point reciprocal approximation of (Sj) to Si
071i0k	Si Ak	-	Transmit (Ak) to Si with no sign extension
071i1k	Si +Ak	-	Transmit (Ak) to Si with sign extension
071i2k	Si +FAk	-	Transmit (Ak) to Si as unnormalized floating-point number
071i30	Si 0.6	-	Transmit constant 0.75*2**48 to Si
071i40	Si 0.4	-	Transmit constant 0.5 to Si
071i50	Si 1.	-	Transmit constant 1.0 to Si
071i60	Si 2.	-	Transmit constant 2.0 to Si
071i70	Si 4.	-	Transmit constant 4.0 to Si
072i00	Si RT	-	Transmit (RTC) to Si
072i02	Si SM	-	Transmit (SM) to Si
072i03	Si STj	-	Transmit (STj) to Si
073i00	Si VM	-	Transmit (VM) to Si
073i01	Si SRj	-	Transmit (SRj) to Si (j=0)
073i02	SM Si	-	Transmit (Si) to SM
073i03	STj Si	-	Transmit (Si) to STj
074ijk	Si Tjk	-	Transmit (Tjk) to Si
075ijk	Tjk Si	-	Transmit (Si) to Tjk
076ijk	Si Vj,Ak	-	Transmit (Vj, element (Ak)) to Si
077ijk	Vi,Ak Sj	-	Transmit (Sj) to Vi element (Ak)
†077i0k	Vi,Ak 0	-	Clear Vi element (Ak)
10hi0k	Ai exp,Ah	Memory	Read from ((Ah)+exp) to Ai (A0=0)
†100ijk	Ai exp,0	Memory	Read from (exp) to Ai
†100ijk	Ai exp,	Memory	Read from (exp) to Ai
†10hi00 0	Ai ,Ah	Memory	Read from (Ah) to Ai
11hi0k	exp,Ah Ai	Memory	Store (Ai) to (Ah)+exp (A0=0)
†110ijk	exp,0 Ai	Memory	Store (Ai) to exp
†110ijk	exp, Ai	Memory	Store (Ai) to exp
†11hi00 0	,Ah Ai	Memory	Store (Ai) to (Ah)
12hi0k	Si exp,Ah	Memory	Read from ((Ah)+exp) to Si (A0=0)
†120ijk	Si exp,0	Memory	Read from exp to Si
†120ijk	Si exp,	Memory	Read from exp to Si
†12hi00 0	Si ,Ah	Memory	Read from (Ah) to Si
13hi0k	exp,Ah Si	Memory	Store (Si) to (Ah)+exp (A0=0)
†130ijk	exp,0 Si	Memory	Store (Si) to exp
†130ijk	exp, Si	Memory	Store (Si) to exp

<u>CRAY X-MP</u>	<u>CAL</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
†13hi00 0	,Ah Si	Memory	Store (Si) to (Ah)
140ijk	Vi Sj&Vk	V Logical	Logical products of (Sj) and (Vk) to Vi
141ijk	Vi Vj&Vk	V Logical	Logical products of (Vj) and (Vk) to Vi
142ijk	Vi Sj!Vk	V Logical	Logical sums of (Sj) and (Vk) to Vi
†142i0k	Vi Vk	V Logical	Transmit (Vk) to Vi
143ijk	Vi Vj!Vk	V Logical	Logical sums of (Vj) and (Vk) to Vi
144ijk	Vi Sj\Vk	V Logical	Logical differences of (Sj) and (Vk) to Vi
145ijk	Vi Vj\Vk	V Logical	Logical differences of (Vj) and (Vk) to Vi
†145iii	Vi 0	V Logical	Clear Vi
146ijk	Vi Sj!Vk&VM	V Logical	Transmit (Sj) if VM bit=1; (Vk) if VM bit=0 to Vi.
†146i0k	Vi #VM&Vk	V Logical	Vector merge of (Vk) and 0 to Vi
147ijk	Vi Vj!Vk&VM	V Logical	Transmit (Vj) if VM bit=1; (Vk) if VM bit=0 to Vi.
150ijk	Vi Vj<Ak	V Shift	Shift (Vj) left (Ak) places to Vi
†150ij0	Vi Vj<1	V Shift	Shift (Vj) left one place to Vi
151ijk	Vi Vj>Ak	V Shift	Shift (Vj) right (Ak) places to Vi
†151ij0	Vi Vj>1	V Shift	Shift (Vj) right one place to Vi
152ijk	Vi Vj,Vj<Ak	V Shift	Double shift (Vj) left (Ak) places to Vi
†152ij0	Vi Vj,Vj<1	V Shift	Double shift (Vj) left one place to Vi
153ijk	Vi Vj,Vj>Ak	V Shift	Double shift (Vj) right (Ak) places to Vi
†153ij0	Vi Vj,Vj>1	V Shift	Double shift (Vj) right one place to Vi
154ijk	Vi Sj+Vk	V Int Add	Integer sums of (Sj) and (Vk) to Vi
155ijk	Vi Vj+Vk	V Int Add	Integer sums of (Vj) and (Vk) to Vi
156ijk	Vi Sj-Vk	V Int Add	Integer differences of (Sj) and (Vk) to Vi
†156i0k	Vi -Vk	V Int Add	Transmit negative of (Vk) to Vi
157ijk	Vi Vj-Vk	V Int Add	Integer differences of (Vj) and (Vk) to Vi
160ijk	Vi Sj*FVk	Fp Mult	Floating-point products of (Sj) and (Vk) to Vi
161ijk	Vi Vj*FVk	Fp Mult	Floating-point products of (Vj) and (Vk) to Vi
162ijk	Vi Sj*HVk	Fp Mult	Half-precision rounded floating-point products of (Sj) and (Vk) to Vi
163ijk	Vi Vj*HVk	Fp Mult	Half-precision rounded floating-point products of (Vj) and (Vk) to Vi
164ijk	Vi Sj*RVk	Fp Mult	Rounded floating-point products of (Sj) and (Vk) to Vi
165ijk	Vi Vj*RVk	Fp Mult	Rounded floating-point products of (Vj) and (Vk) to Vi
166ijk	Vi Sj*IVk	Fp Mult	2-floating-point products of (Sj) and (Vk) to Vi
167ijk	Vi Vj*IVk	Fp Mult	2-floating-point products of (Vj) and (Vk) to Vi
170ijk	Vi Sj+FVk	Fp Add	Floating-point sums of (Sj) and (Vk) to Vi
†170i0k	Vi +FVk	Fp Add	Normalize (Vk) to Vi
171ijk	Vi Vj+FVk	Fp Add	Floating-point sums of (Vj) and (Vk) to Vi
172ijk	Vi Sj-FVk	Fp Add	Floating-point differences of (Sj) and (Vk) to Vi
†172i0k	Vi -FVk	Fp Add	Transmit normalized negatives of (Vk) to Vi
173ijk	Vi Vj-FVk	Fp Add	Floating-point differences of (Vj) and (Vk) to Vi
174ij0	Vi /HVj	Fp Rcpl	Floating-point reciprocal approximations of (Vj) to Vi
174ij1	Vi PVj	V Pop	Population counts of (Vj) to Vi
174ij2	Vi QVj	V Pop	Population count parities of (Vj) to Vi
1750j0	VM Vj,Z	V Logical	VM=1 where (Vj)=0

<u>CRAY X-MP</u>	<u>CAL</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
1750j1	VM V_j, N	V Logical	VM=1 where $(V_j) \neq 0$
1750j2	VM V_j, P	V Logical	VM=1 if (V_j) positive; 0 is positive.
1750j3	VM V_j, M	V Logical	VM=1 if (V_j) negative
176i0k	$V_i, A0, A^k$	Memory	Read (VL) words to V_i from (A0) incremented by (A^k)
*176i00	$V_i, A0, 1$	Memory	Read (VL) words to V_i from (A0) incremented by 1
1770jk	$A0, A^k, V_j$	Memory	Store (VL) words from V_j to (A0) incremented by (A^k)
*1770j0	$A0, 1, V_j$	Memory	Store (VL) words from V_j to (A0) incremented by 1

- * Special syntax form
 ** Privileged to monitor mode
 *** Generated depending on the value of *exp*

REGISTER	VALUE
$A_h, h=0$	0
$A_i, i=0$	(A0)
$A_j, j=0$	0
$A_k, k=0$	1
$S_i, i=0$	(S0)
$S_j, j=0$	0
$S_k, k=0$	2^63

LOGICAL OPERATORS	
&	0101
AND	<u>1100</u> 0100
!	0101
OR	<u>1100</u> 1101
\	0101
XOR	<u>1100</u> 1001


CHARACTER SET

CHAR	ASCII	ASCII CARD CODE	CHAR	ASCII	ASCII CARD CODE
NUL	000	12-0-9-8-1	@	100	8-4
SOH	001	12-9-1	A	101	12-1
STX	002	12-9-2	B	102	12-2
ETX	003	12-9-3	C	103	12-3
EOT	004	9-7	D	104	12-4
ENQ	005	0-9-8-5	E	105	12-5
ACK	006	0-9-8-6	F	106	12-6
BEL	007	0-9-8-7	G	107	12-7
BS	010	11-9-6	H	110	12-8
HT	011	12-9-5	I	111	12-9
LF	012	0-9-5	J	112	11-1
VT	013	12-9-8-3	K	113	11-2
FF	014	12-9-8-4	L	114	11-3
CR	015	12-9-8-5	M	115	11-4
SO	016	12-9-8-6	N	116	11-5
SI	017	12-9-8-7	O	117	11-6
DLE	020	12-11-9-8-1	P	120	11-7
DC1	021	11-9-1	Q	121	11-8
DC2	022	11-9-2	R	122	11-9
DC3	023	11-9-3	S	123	0-2
DC4	024	9-8-4	T	124	0-3
NAK	025	9-8-5	U	125	0-4
SYN	026	9-2	V	126	0-5
ETB	027	0-9-6	W	127	0-6
CAN	030	11-9-8	X	130	0-7
EM	031	11-9-8-1	Y	131	0-8
SUB	032	9-8-7	Z	132	0-9
ESC	033	0-9-7	[133	12-8-2
FS	034	11-9-8-4	\	134	0-8-2
GS	035	11-9-8-5]	135	11-8-2
RS	036	11-9-8-6	^	136	11-8-7
US	037	11-9-8-7	_	137	0-8-5
Space	040	None	`	140	8-1
!	041	12-8-7	a	141	12-0-1
"	042	8-7	b	142	12-0-2
#	043	8-3	c	143	12-0-3
\$	044	11-8-3	d	144	12-0-4
%	045	0-8-4	e	145	12-0-5
&	046	12	f	146	12-0-6
'	047	8-5	g	147	12-0-7
(050	12-8-5	h	150	12-0-8
)	051	11-8-5	i	151	12-0-9
*	052	11-8-4	j	152	12-11-1
+	053	12-8-6	k	153	12-11-2
,	054	0-8-3	l	154	12-11-3
-	055	11	m	155	12-11-4
.	056	12-8-3	n	156	12-11-5
/	057	0-1	o	157	12-11-6
0	060	0	p	160	12-11-7
1	061	1	q	161	12-11-8
2	062	2	r	162	12-11-9
3	063	3	s	163	11-0-2
4	064	4	t	164	11-0-3
5	065	5	u	165	11-0-4
6	066	6	v	166	11-0-5
7	067	7	w	167	11-0-6
8	070	8	x	170	11-0-7
9	071	9	y	171	11-0-8
:	072	8-2	z	172	11-0-9
;	073	11-8-6	{	173	12-0
<	074	12-8-4		174	12-11
=	075	8-6	}	175	11-0
>	076	0-8-6	~	176	11-0-1
?	077	0-8-7	DEL	177	12-9-7

PSEUDO INSTRUCTIONS


PROGRAM CONTROL		MICROS		DATA DEFINITION	
IDENT	<i>name</i>	<i>name</i> MICRO	' <i>string</i> ', <i>exp</i> ₁ , <i>exp</i> ₂	<i>symbol</i> CON	<i>exp</i> ₁ , <i>exp</i> ₂ , ..., <i>exp</i> _{<i>n</i>}
END		<i>name</i> MICRO	' <i>string</i> ', <i>exp</i> ₁	<i>symbol</i> BSSZ	<i>exp</i>
ABS		<i>name</i> MICRO	' <i>string</i> '	<i>symbol</i> DATA	<i>data</i> ₁ , <i>data</i> ₂ , ..., <i>data</i> _{<i>n</i>}
COMMENT	' <i>string</i> '	<i>name</i> OCTMIC	<i>exp</i> , <i>count</i>	<i>symbol</i> VWD	<i>n</i> ₁ / <i>exp</i> ₁ , <i>n</i> ₂ / <i>exp</i> ₂ , ..., <i>n</i> _{<i>m</i>} / <i>exp</i> _{<i>m</i>}
		<i>name</i> DECMIC	<i>exp</i> , <i>count</i>	REP	<i>ct</i> , <i>swa</i> , <i>inc</i> , <i>bss</i>
LISTING CONTROL				ERROR CONTROL	
<i>name</i>	LIST	<i>op</i> ₁ , <i>op</i> ₂ , ..., <i>op</i> _{<i>n</i>}	<i>options</i>	<i>code</i> ERROR	
	LIST	*	ON OFF	<i>code</i> ERRIF	<i>exp</i> ₁ , <i>op</i> , <i>exp</i> ₂
	SPACE	<i>count</i>	XRF NXRF	<i>op</i> :	LT, LE, GT, GE, EQ, or NE
	EJECT		XNS NXNS	<i>code</i> :	See Fatal or Warning Errors
	TITLE	' <i>string</i> '	DUP NDUP		
	SUBTITLE	' <i>string</i> '	MAC NMAC		
<i>name</i>	TEXT	' <i>string</i> '	MIF NMIF	LOADER LINKAGE	
	ENDTEXT		MIC NMIC	ENTRY	<i>symbol</i> ₁ , <i>symbol</i> ₂ , ..., <i>symbol</i> _{<i>n</i>}
			LIS NLIS	EXT	<i>sym</i> ₁ , <i>sym</i> ₂ , ..., <i>sym</i> _{<i>n</i>}
			WEM NWEM	MODULE	<i>modtype</i>
			TXT NTXT	START	<i>symbol</i>
			WRP NWRP		
			WMR NWMR		
CODE DUPLICATION				SYMBOL DEFINITION	
<i>dupname</i>	DUP	<i>times</i>		<i>symbol</i> =	<i>exp</i> , <i>attribute</i>
	DUP	<i>times</i> , <i>count</i>		<i>symbol</i> SET	<i>exp</i> , <i>attribute</i>
<i>dupname</i>	ECHO	<i>e</i> ₁ =(<i>list</i> ₁), <i>e</i> ₂ =(<i>list</i> ₂), ..., <i>e</i> _{<i>n</i>} =(<i>list</i> _{<i>n</i>})		<i>symbol</i> MICSIZE	<i>name</i>
<i>dupname</i>	ENDDUP				
<i>dupname</i>	STOPDUP			<i>attribute</i> :	P, W, V, or blank
CONDITIONAL ASSEMBLY				BLOCK CONTROL	
<i>ifname</i>	IFA	<i>attribute</i> , <i>exp</i>	<i>attribute</i>	BLOCK	<i>name</i>
	IFA	<i>attribute</i> , <i>exp</i> , <i>count</i>	PA parcel	COMMON	<i>name</i>
<i>ifname</i>	IFE	<i>exp</i> ₁ , <i>op</i> , <i>exp</i> ₂	WA word	<i>symbol</i> ORG	<i>exp</i>
	IFE	<i>exp</i> ₁ , <i>op</i> , <i>exp</i> ₂ , <i>count</i>	VAL value	<i>symbol</i> BSS	<i>exp</i>
<i>ifname</i>	IFC	' <i>string</i> ₁ ', <i>op</i> , ' <i>string</i> ₂ '	EXT external	<i>symbol</i> LOC	<i>exp</i>
	IFC	' <i>string</i> ₁ ', <i>op</i> , ' <i>string</i> ₂ ', <i>count</i>	REL relocatable	<i>symbol</i> BITW	<i>exp</i>
<i>ifname</i>	SKIP	<i>count</i>	ABS absolute	<i>symbol</i> BITP	<i>exp</i>
<i>ifname</i>	ENDIF		COM common	<i>symbol</i> ALIGN	
<i>ifname</i>	ELSE		DEF defined		
			SET SET-defined	MODE CONTROL	
			REG register	BASE	O, D, M, or *
			MIC micro	QUAL	<i>qualification</i>
			(# can precede <i>attribute</i>)	QUAL	*
				QUAL	
MACRO DEFINITION				OPDEF DEFINITION	
	MACRO			<i>name</i> OPDEF	
<i>lfp</i>	<i>name</i>	<i>p</i> ₁ , <i>p</i> ₂ , ..., <i>p</i> _{<i>n</i>} , <i>e</i> ₁ = <i>d</i> ₁ , <i>e</i> ₂ = <i>d</i> ₂ , ..., <i>e</i> _{<i>m</i>} = <i>d</i> _{<i>m</i>}		<i>lfp</i> <i>synres</i>	<i>synop</i>
	LOCAL	<i>sym</i> ₁ , ..., <i>sym</i> _{<i>n</i>}		LOCAL	<i>sym</i> ₁ , ..., <i>sym</i> _{<i>n</i>}
	.	(body of definition)		.	(body of definition)
	.			.	
<i>name</i>	ENDM			<i>name</i> ENDM	
<i>name</i> ₁	OPSYN	<i>name</i> ₂			

DATA FORMATS



Sign


Twos Complement Integer (24 bits)



Sign

Twos Complement Integer (64 bits)

Binary point



Coeff. Exponent sign

Coefficient

Signed Magnitude Floating-point (64 bits)

FATAL ERRORS

- C Name, symbol, constant or data item error
- D Double defined symbol or duplicate parameter name
- E Definition or conditional sequence illegally nested
- F Too many entries
- I Instruction placement error
- L Location field error
- N Relocatable field error
- O Operand field error
- P Programmer error
- R Result field error
- S Syntax error
- T Type error
- U Undefined symbol or operation
- V Register expression or field width error
- X Expression error

WARNING ERRORS

- W Programmer warning error
- W1 Location field symbol ignored
- W2 Bad location symbol
- W3 Expression element type error
- W4 Possible symbolic machine instruction error
- W5 Truncation error
- W6 Location field symbol not defined
- W7 Micro substitution error
- W8 Address counter boundary error
- Y1 External declaration error
- Y2 Macro or opdef redefined

CONSTANT AND DATA NOTATION

Integer constant

$$\left\{ \begin{array}{l} O' \\ D' \\ X' \end{array} \right\} [integer] \left\{ \begin{array}{l} S+n \\ S-n \end{array} \right\}$$

Character constant

$$\left\{ \begin{array}{l} A \\ C \\ E \end{array} \right\} ['character string'] \left\{ \begin{array}{l} H \\ L \\ R \\ Z \end{array} \right\}$$

Floating-point constant

$$\left\{ \begin{array}{l} O' \\ D' \\ X' \end{array} \right\} \left[\begin{array}{l} integer. \\ integer, fraction \\ .fraction \end{array} \right] \left\{ \begin{array}{l} E+n \\ E-n \\ D+n \\ D-n \end{array} \right\} \left\{ \begin{array}{l} S+n \\ S-n \end{array} \right\}$$

Character data

$$\left\{ \begin{array}{l} A \\ C \\ E \end{array} \right\} ['character string'] (count) \left\{ \begin{array}{l} H \\ L \\ R \\ Z \end{array} \right\}$$

or

$$\left\{ \begin{array}{l} O' \\ D' \\ X' \end{array} \right\} [integer] \left\{ \begin{array}{l} E+n \\ E-n \\ D+n \\ D-n \end{array} \right\} \left\{ \begin{array}{l} S+n \\ S-n \end{array} \right\}$$

Numeric data

Same as constant but may be preceded by $\left\{ \begin{array}{l} + \\ - \end{array} \right\}$

EXCHANGE PACKAGE

	0	2	4	7	12	14	16	18	24	31	35	38	40	63
n	/	P	E	S	////	P							A0	
n+1	R	CS		B	////////	IBA				M	A1			
n+2	VNU				////				ILA			M	A2	
n+3	////////				F	XA	VL		F		A3			
n+4	////////				DBA				PS	/	CLN	A4		
n+5	////////				DLA				////		A5			
n+6	////////											A6		
n+7	////////											A7		
n+8	S0													
n+9	S1													
n+10	S2													
n+11	S3													
n+12	S4													
n+13	S5													
n+14	S6													
n+15	S7													

Registers

- S Syndrome bits, 8 bits
- P Program Address, 24 bits
- CSB Read address for error, 10 bits
- IBA Instruction Base Address, 17 bits
- ILA Instruction Limit Address, 17 bits
- XA Exchange Address, 8 bits
- VL Vector Length, 7 bits
- DBA Data Base Address, 17 bits
- PS Program State, 1 bit
- CLN Cluster Number, 2 bits
- DLA Data Limit Address, 17 bits

PN - Processor Number (bit 1 of n)

- 0 Executed in CPU 0
- 1 Executed in CPU 1

E - Error type (bits 2,3 of n)

- 10 Uncorrectable error
- 01 Correctable error

R - Read mode (bits 0,1 of n+1)

- 00 Scalar (includes memory references with A or S)
- 01 I/O
- 10 Vector, B, or T
- 11 Instruction fetch or exchange

VNU - Vector not used (bit 0 of n+2)

- 1 For instructions 076, 077, or 140-177

M - Modes

<u>Word</u>	<u>Bit</u>	<u>Description</u>
n+1	35	Waiting on semaphore
n+1	36	Floating-point error status
n+1	37	Bidirectional memory mode flag
n+1	38	External interrupts
n+1	39	Interrupt monitor mode
n+2	35	Operand error mode flag
n+2	36	Correctable memory error mode flag
n+2	37	Floating-point error mode flag
n+2	38	Uncorrectable memory error mode flag
n+2	39	Monitor mode

F - Flags (word n+3)

<u>Bit</u>	<u>Description</u>
14	Interrupt from Internal CPU
15	Deadlock
31	Programmable Clock Interrupt
32	MCU Interrupt
33	Floating-point Error
34	Operand Range
35	Program Range
36	Memory Error
37	I/O Interrupt
38	Error Exit
39	Normal Exit

FUNCTIONAL UNITS

<u>Functional Unit</u>	<u>Unit Time (Clock Periods)</u>	<u>Instructions</u>
Address integer add	2	030, 031
Address integer multiply	4	032
Scalar integer add	3	060, 061
Scalar logical	1	042-051
Scalar shift	2	052-055
	3	056, 057
Scalar pop/parity/ leading zero	4	026
	3	027
Vector integer add	3	154-157
Vector logical	2	140-147, 175
Vector shift	3	150, 151, 153
	4	152
Vector pop/parity	6	174 _{ij1} , 174 _{ij2}
Floating-point add	6	062, 063, 170-173
Floating-point multiply	7	064-067, 160-167
Floating-point reciprocal	14	070, 174 _{ij0}
Memory (scalar)	14	100-130

BLOCK DIAGRAM OF REGISTERS FOR A CPU

