MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN LABORATORY

TX-2 USERS HANDBOOK

ALEXANDER VANDERBURGH, Jr. (Ed.)

LINCOLN MANUAL NO. 45

JULY 1961

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the joint support of the U.S. Army, Navy and Air Force under Air Force Contract AF 19(604)-7400.

1 2 . . .

Note to TX-2 Users -

The TX-2 Users Handbook will be printed in several installments - you now have the first. There will be seven chapters - they are listed below in order of (expected) appearance:

Chapter 4 - In-Out System - Sections 46 and 74 (Mag. Tape and Plotter) to come later.

" 7 - Charts
" 6 - M4 Utility System
" 5 - Lights and Buttons
" 3 - Operation Code
" 2 - Functional Description
" 1 - Introduction

Tape and 74 (Mag. Tape and

Your comments, criticisms, and (unfortunately,) corrections, are requested.

Q. Vanderburgh

A. Vanderburgh

Note to TX-2 Users:

BEHOLD !!!

You now have Chapters 3, 4, 6, and 7.

Chapter 5 - Lights and Buttons - is typed and awaits final proofreading.

A draft of Chapter 1 - Introduction - is available.

Chapter 2 - Functional Description - is being written at last.

And, Chapter 4 - In-Out - is being rewritten. (Time marches on, you know.)

Please report any mistakes or criticisms quietly and discreetly, and I will try to disseminate the required word with dispatch.

A. Vanderburgh

Olx. Vanderburgh

					ā		
						2257	
			*				
	¥						
	,						
							,
ž.							
							(
		*					r

——— So here is Chapter 5 - Lights & Buttons ———

Many TX-2 users have asked for this chapter. Now that it is out, I hope it teaches them a lesson.

The next installment will be a re-issue of the second part of Chapter 4 (IN-OUT). In the past two years, nearly <u>all</u> the IN-OUT units have been modified or replaced, and a few new ones have been added to the system. Please do not stand on one foot waiting for Chapters 1 and 2. There may be some delay there.

A. Vanderburgh

This technical documentary report is approved for distribution.

Franklin C. Hudson, Deputy Chief Air Force Lincoln Laboratory Office

*

TX-2 USERS HANDBOOK

CHAPTER 3 - OPERATION CODE

TABLE OF CONTENTS

			Page
3-1	BRIEF GUI	DE TO THE ABBREVIATIONS	3-3
3-2	OP CODE D	ESCRIPTIONS - (For In Out, See Chapter 4.)	3-5
	3-2.1	LOAD-STORE CLASS	3-5
		LDA, LDB, LDC, LDD, (LDE) - LOAD	3-6
		STA, STB, STC, STD, (STE) - STORE	3-8
		EXA - EXCHANGE · · · · · · · · · · · · · · · · · · ·	3-10
	3-2.2	INDEX REGISTER CLASS	3-13
		RSX - Reset Index	3-14
		DPX - Deposit Index	3-16
		EXX - Exchange Index	3-18
		AUX - Augment Index	3-20
		ADX - Add Index	3-22
		SKX - Skip on Index	3-24
		JPX - Jump on Positive Index	3-26
		JNX - Jump on Negative Index	3-26
	3-2.3	JUMP-SKIP CLASS	3-29
		JMP - Jump (with variations)	3-30
		JPA - Jump on Positive Accumulator	3-32
		JNA - Jump on Negative Accumulator	3-32
		JOV - Jump on Overflow	3-32
		SKM - Skip on Bit	3-34
		SED - Skip if E Differs	3-36
	3-2.4	SCALE, NORMALIZE CYCLE	3-37
		SCA, SCB, SAB - Scale	3-38
		NOA, NAB - Normalize	3-40
		CYA, CYB, CAB - Cycle	3-42

	3-2.5	LOGIC, INSERT, COMPLEMENT/PERMUTE	-
		ITA, UNA, DSA, ITE - Logic	6
		INS - Insert	8
		COM - Complement/Permute	0
	3-2.6	CONFIGURATION MEMORY CLASS	3
		SPF, SPG - Specify	4
		FLF, FLG - File 3-5	5
	3-2.7	ARITHMETIC CLASS	7
		ADD, SUB	8
		MUL	0
		DIV	2
		TLY	5
3-3	OPERATION	CODE CHART (Wesley A. Clark)	7
	3-3.1	NUMBER SYSTEMS 3-6	8
	3-3.2	GLOSSARY OF TERMS	8
		OPERATION CODE CHART	L
	3-3-3	NOTES ON THE CODING CHART	3
3-4	CHAPTER 3	INDEX (Alphabetical and Numerical)	7

3-1 BRIEF GUIDE TO THE ABBREVIATIONS

```
X,
              X Memory Register "j"
[X,]
              Contents of X Memory Register j
              STUV memory address "T" (STUV memory is "S", "T", "U", and "V" memories)
              T + [X,]
[T_j]
              Contents of STUV Memory Register T_i
Fox
              F memory register \alpha
[F_{\alpha}]
              Contents of F memory register \alpha
^{\alpha} [T.j]
             [T_i] Configured as specified by \alpha
              Quarter
q
              Left Half
             Right Half
              Sign of
              Sign Extended (i.e. "With Sign Extension")
             Is copied into (Goes into)
==>
```

Examples:

$\alpha_{[T]} ==>$	A	The configured contents of STUV memory register T goes into the
		accumulator.
Sq3(A) ==>	ql4A	The sign of quarter 3 of A is copied into all of quarter 4 of the
		accumulator.
[X;] ==>	L(T)	The contents of X memory register j goes into the left half of STUV
Ü		register T.
L[T] ==>	X,	The left half of STUV register T goes into X register j.
$L[T] ==>$ $ql[T_j] ==>$	F	Quarter one of the contents of STUV memory T, is copied into F
J		memory register α .

The notation below is borrowed from the M4 Utility system. (See Chapter 6.)

{w} Register Containing w

* Deferred address

A,B,C,D,E The AE addresses: 377604, 377605, 377606, 377607, and 377610

The current location - i.e. the location of the instruction being performed.

3-2 Op Code Descriptions

3-2.1 LOAD, STORE, EXCHANGE

LDA LDB LDC LDD LDE

STA STB STC STD

STE

EXA

LOAD AE (24-27)
LOAD E REGISTER (20)

LDA	, 24	LDA
LDB		24
LDC	, 26	
LDD	, 27	
LDE	. 20	

		Or 1	α
Α	==>	~[Tj]	LDA T
	5	i-j'	j

LOAD means copy into the AE from STUV memory. STUV memory is not changed. Activity, Sign Extension, and permutation are used. ALL load instructions except LDE perform the standard $[T_{j}] => E$.

EXAMPLES: **(Standard F memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT
1.	LDA T	T _j	$\begin{bmatrix} T_{j} \end{bmatrix} ==> A$ $\begin{bmatrix} T_{j} \end{bmatrix} ==> E$	Since all four quarters are active, subword form is immaterial. ²⁰ LDA or ³⁰ LDA would be equivalent.
2.	lda Tj	T _j	R[T _j] ==> R(A) [T _j] ==> E	The left half of A is not changed.
3.	ll _{LDA} T _j [F ₁₁] = 140	T _j	$R[T_{j}] ==> R(A)$ $SR[T_{j}] ==> L(A)$ $[T_{j}] ==> E$	The 18 bit word from STUV is "expanded" to 36 bits through "sign extension."
ls.	² LDA T _j	T _j	$L[T_{j}] \Longrightarrow R(A)$ $[T_{j}] \Longrightarrow E$	A "Right Half Load" - the left half of A is not affected.

^{**}All examples apply directly to LDA, LDB, LDC, and LDD. LDE is essentially the same - only the final M to E copy is omitted.

LDA,	24	LDA
LDB,	25	24
LDC,	26	
LDD,	27	
LDE.	20	

5.	² LDA A	A (Befor	[A] ==> E	The left half of A is unchanged. The right half becomes the same as the left. In a similar manner, ²² LDA A sets the left equal to the right. ¹² LDA would clear the left half word through sign extension.
6.	16 _{LDA} T _j [F ₁₆] = 163	T _j	$q^{4}[T_{j}] = ql(A)$ $Sq^{4}[T_{j}] = q2,3,4(A)$ $[T_{j}] = E$	The nine bit number in quarter 4 of T _j is expanded to 36 bits in A.
7.	lDA (T _k)*	$\begin{array}{c} & & & \\ & \downarrow & \downarrow \\ & \downarrow & \downarrow \\ & & \downarrow & \\ & & \downarrow & \\ & & \\ & & & \\ & \\ & & \\ & \\ & & \\ & \\ & \\ & & \\ & \\ & \\ & \\ & & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ &$	$R[(T_k)_j] ==> R(A)$ $[(T_k)_j] ==> E$	This is double indexing. $ (\mathtt{T}_k)_j \equiv \mathtt{T} + [\mathtt{X}_k] + [\mathtt{X}_j]. $ (It is not always faster because the defer cycle takes time also.)

STORE	AE	(34-37)
STORE	E	(30)

STA,	34	STA
STB,	35	34
STC,	36	
STD,	37	
STE,	30	

α	Qr. 1
STA T.	[A] ==> T,
J	

STORE is a non-destructive copy from AE to STUV memory. With a partially active configuration it becomes a <u>partial</u> store. Subword form is meaningless - only active pathways are used. The E register is set from the memory word after the store operation (except for STE which does not change E).

EXAMPLES: **(Standard F Memory - Chart 7-2)

	PLES: **(Standar	CONFIGURATION	ABBREVIATED	
NO.	INSTRUCTION	DIAGRAM	DESCRIPTION	COMMENT
1.	STA T	**************************************	[A] ==> T _j **	T _j is set from A, A is not changed. Since all quarters are active, all are copied into T _j .
2.	¹ STA T _j	T _j	R[A] ==> R(T _j) **	Since there is no sign extension, 11 STA would have the same affect. $[F_{11}] = 140$
3.	² STA T _j	T _j	R[A] ==> L(T;) **	12 STA would be exactly the same. $[F_{12}] = 142$
4.	² STA A	A A	R[A] ==> L(A) **	This sets the left equal to the right (as does ²² LDA A). Since there is no sign extension on STA, ¹² STA would do the same.

 $[F_{22}] = 232$

^{**} After the store operation is complete, the new content of $\mathbf{T}_{\mathbf{j}}$ is copied into E except for the STE instruction which does not change E.

STA,	34	STA
STB,	35	34
STC,	36	
STD,	37	
STE.	30	

5.	⁵ STA T _j [F ₅] = 762	T A	j	q1[A] ==> q3(T _j) **	Quarter 1 is copied into quarter 3 of T _j . The rest of T _j is unchanged.
6.	LSTE T _j (Store <u>E</u>)	T	r j	R[E] ==> L(T _j)	Stores in the right half only - useful for setting address sections - (For example, at start of sub- routines entered via hJPQ).
7.	STA {T _k }*	† † † † A	(T _k) _j	[A] ==> (T _k) _j **	Double indexing - $ (T_k)_j \equiv T + [X_k] + [X_j] $

α	α[A] ==> T _j
EXA T	$\alpha_{[T_j]} => A$

EXCHANGE A is a combination of STA and LDA. Sign extension, if any, occurs only in A and after the exchange of data. Subword form, Activity, and permutation are all used.

The E register is set equal to the STUV memory word used.

EXAMPLES:


EXAM	PLES:			
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT
1.	EXA T _j	T _J	[T _j] ==> A [A] ==> T _j	**
2.	1 _{EXA} T _j	T _j	$R[T_{j}] ==> R(A)$ $R[A] ==> R(T_{j})$	**
3.	11 _{EXA} T _j [F ₁₁] = 140	□ V////2 ^T j	$SR[T_{j}] ==> L(A)$ $R[T_{j}] ==> R(A)$ $R[A] ==> R(T_{j})$	Sign extension occurs in A, but not in Tj.
4.	² exa T _j	T _j	$L[T_{j}] ==> R(A)$ $R[A] ==> L(T_{j})$	**

^{**} The two copy operations that perform an exchange take place simultaneously. Remember also that E is changed - it is set equal to the final contents of the STUV memory word.

5.	⁵ EXA T _j [F ₅] = 762	^Т ј А	$q3[T_{j}] ==> q1A$ $q1[A] ==> q3(T_{j})$	**
6.	² exa a	A (After)	R[A] ==> L(A)	When "A" is used as the address section, EXA has the same affect as STA. No exchange is made, and there is no sign extension
7.	EXA (T _k)*	$(\mathbf{T}_{\mathbf{k}})_{\mathbf{j}}$	$[(T_k)_j] ==> A$ $[A] ==> (T_k)_j$	Double indexing: $(T_k)_j = T + [X_k] + [X_j]$

(

3-2.2 Index Register Class



** Supernumerary Mnemonics for SKX.

The state of the s	
C PCV T	α[m] ==> x
TOV T	[1]> V

RESET is a non-destructive copy from STUV memory into \boldsymbol{X} memory.

Subword form, Activity, and Permutation are used.

The E register is set equal to the STUV memory word used. (Usually "T", but see example 7.)

EXAMPLES: (Standard Configurations - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	l _{RSX} , T	T X X J	R[T] ==> X _j [T] ==>E	ORSX would do the same.
2.	² rsx _j T	T X X J	L[T] ==> X _j [T] ==> E	12 RSX would do the same. $[F_{12}] = 142$
3.	3 _{RSX} T	T x _j	ql[T] ==> R(X _j) [T] ==> E	The right half of X is set from T. The left nine bits are not changed.
4.	13 _{RSX} T [F ₁₃] = 160	T X	$ql[T] ==> R(X_{j})$ $Sql(T) ==> L(X_{j})$ $[T] ==> E$	Sign of quarter 1 of T is extended throughout the left half of X_j . The right half is set as above. ^{33}RSX would do the same. $[F_{33}] = 320$
5.	21 _{RSX} , T [F ₂₁] = 230	T x _j	[T] ==> E	Nothing happens (other than changing E).

6.	$\alpha_{RSX_{j}}$ T $[F_{\alpha}] = 030$	T X	Sq4(T) ==> X [T] ==> E	This time $\mathbf{X}_{\mathbf{j}}$ is cleared because of sign extension.
7.	$\operatorname{RSX}_{j}^{*}\{\mathbb{T}_{k}\}$	T _k	$R[T_k] ==> X_j$ $[T_k] ==> E$	With a deferred address, RSX is indexable. Note that E is set from \mathbf{T}_k this time.
8.	α _{RSX_O} T		[T] ==> E	Nothing happens because X register 0 cannot be changed. $[X_{0}] = 0$ permanently.

α _{DPX,} T	$\alpha[x_j] \Rightarrow T$
9	0

DEPOSIT is a non-destructive copy from X memory into STUV memory.

Activity and Permutation are used.

The X memory word is expanded to a full 36 bit subword by extending bit 2.9 (the X register sign bit) but only <u>active quarters</u> are used. (The subword form is immaterial.)

The E register is set equal to the STUV memory used. (Usually "T", but see examples 8 and 10.)

EXAMPLES: (Standard F Memory - Chart 7-2)

EXAMI	PLES: (Standard I	Memory - Chart 7-2)		
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	¹ DPX _j T	† † x _j	$\left[\mathbf{X}_{\mathbf{j}}\right] \Rightarrow \mathbf{R}(\mathbf{T})$	Only the right half of T is changed.
2.	² dpx _j T	T x _j	$\left[X_{j}\right] \Rightarrow L(T)$	Only the left half of T is changed.
3•	dpx _j T	† † † † x _j	$\begin{bmatrix} X_{j} \end{bmatrix} \Rightarrow R(T)$ $SX_{j} \Rightarrow L(T)$	All of T is used. Note that DPX _O T (or DPX T) is a handy clear instruction. ($[X_O] \equiv +0$ and cannot be changed.)
4.	3 _{DPX} T	↑ x _j	$R[X_j] \Rightarrow ql(T)$	Only quarter 1 of T is changed.
5•	¹⁶ DPX _j T [F ₁₆] = 163	T x _j	$R[X_j] \Rightarrow q^{h}(T)$	Only quarter 4 is changed for only one path is active.

6.	17 _{DPX} , T [F ₁₇] = 202	x _j	$SX_{j} \Longrightarrow R(T)$ $[X_{j}] \Longrightarrow L(T)$	All of T is affected.
7.	²¹ DPX _j T [F ₂₁] = 230	† † x _j	$\mathrm{SX}_{\mathrm{j}} \Longrightarrow \mathrm{L}(\mathrm{T})$	Surprisingly enough, this does do something. (See example 5, RSX.)
8.	ldex, {T _k }*	T _k	$\begin{bmatrix} \mathbf{X}_{\mathbf{j}} \end{bmatrix} \Longrightarrow \mathbf{T}_{\mathbf{k}}$ $\begin{bmatrix} \mathbf{T}_{\mathbf{k}} \end{bmatrix} \Longrightarrow \mathbf{E}$	Deposit is indexable with deferred addressing.
9.	33 _{DPX} , T [F ₃₃] = 320	↑ ↑ x _j	$SX_{j} \Longrightarrow Q3(T)$ $[X_{j}] \Longrightarrow Q1(T)$	Note that bit 2.9 of X is used even though quarter 2 is not active.
10.	DPX 377720	† † † † x _j	$\begin{bmatrix} X_{j} \end{bmatrix} \Longrightarrow R(E)$ $SX_{j} \Longrightarrow L(E)$	V memory, except the A, B, C, D, and E registers can not be changed by any instruc- tion. Note that E is set to "what-would-have-gone-into- T."

$$\begin{bmatrix} \alpha_{\text{EXX}_{j}} & \mathbb{T} \\ & \alpha_{\text{[T]}} & ==> \mathbb{T} \\ & \alpha_{\text{[T]}} & ==> \mathbb{X}_{j} \end{bmatrix}$$

EXX is a combination of RSX and DPX. Except for sign extension, it does just what its name implies - i.e. it will interchange words between X memory and STUV memory.

Subword Form, Activity, and Permutation are used. The E register is set equal to the STUV memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2.)

EXAM	KAMPLES: (Standard F Memory - Chart 7-2.)					
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT		
1.	· LEXX _j T	T x x j	R[T] ==> X [X _j] ==> R(T) [T] ==> E			
2,	² EXX _j T	T x _j	L[T] ==> X _j [X _j] ==> L(T) [T] ==> E			
3.	exx _j T	† † † † ;	R[T] ==> X [X _j] ==> R(T) S(X _j) ==> L(T) [T] ==> E	Note that left half of T is cleared.		
4.	3 _{EXX} , T	T X X J	ql[T] ==> R(X _j) R[X _j] ==> ql(T) [T] ==> E	Nine bit exchange.		
5.	16 _{EXX} T [F ₁₆] = 163	T X	$R[X_{j}] ==> q4(T)$ $q4[T] ==> R(X_{j})$ $Sq4(T) ==> L(X_{j})$ $[T] ==> E$	Sign is extended in X _j but not in T.		

6.	¹⁷ EXX _j T [F ₁₇] = 202	T x _j	$ \begin{bmatrix} X_{j} \\ \end{bmatrix} ==> L(T) $ $ L[T] ==> X_{j} $ $ S(X_{j}) ==> R(T) $ $ \begin{bmatrix} T \end{bmatrix} ==> E $	Sign of X, is extended into the right half of T.
7.	²¹ EXX _j T [F ₂₁] = 230	T x _j	S(X _j) ==> L(T) [T] ==> E	Same as ²¹ DFX _j T.
8.	^l EXX _j {T _k }*	T _k	$R[T_{k}] ==> X_{j}$ $[X_{j}] ==> R(T_{k})$ $[T_{k}] ==> E$	EXX is indexable if a deferred address is used.
9.	33 _{EXX} , T [F ₃₃] = 320	T x _j	$Sql[T] ==> L(X_j)$ $ql[T] ==> R(X_j)$ $R[X_j] ==> ql(T)$ $S(X_j) ==> q3(T)$ $[T] ==> E$	Note that bit 2.9 is used for sign extension (not 1.9).
10.	¹ EXX _, 377720	TSS X _j	R[377720] ==> X [X _j] ==> R(E) L[377720] ==> L(E)	Same as ¹ RSX _j 377720. (Tog- gle registers must be changed by hand. Note that E is set to what would have gone into T.)

==>X ;
_

AUX forms an 18 bit ring sum in x_j . There is no overflow detection. All of x_j is affected. STUV memory is not affected.

Activity and permutation are used. Sign extension applies to the operand taken from STUV memory. If quarters 1 and 2 are active, subword form is immaterial.

If one quarter of the STUV memory operand is inactive (as in standard configuration #3, for example), +0 is used for that quarter.

The E register is set equal to the STUV memory word. (This is "T" except when a deferred address is used. See example 6.)

EXAMPLES: (Standard F Memory - Chart 7-2.)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENT
1.	^l aux _j T	T X	[X _j] + R[T] ==> X _j [T] ==> E	Standard configurations #0, 11, 20, and 30 would do the same. $ [F_{11} = 140 [F_{20}] = 200 $ $ [F_{30}] = 600 $
2.	² AUX _j T	T x _j	[X _j] + L[T] ==> X _j [T] ==> E	Standard configuration #12 would do the same. $ [F_{12}] = 142 $
3.	13 _{AUX} T [F ₁₃] = 160	x _j	[X _j] + ql[T] _{SE} ==> X _j [T] ==> E	Standard configuration #33 would do the same (but NOT #3!) (See note on next page.) [F33] = 320
4.	$\alpha_{AUX_{j}} T$ $[F_{\alpha}] = 220$	T X	[X _j] + q2[T] _{SE} ==> X _j [T] ==> E	This has sign extension to the right. (There is no suitable standard configuration.)

5.	²¹ AUX _j T	x,	[X _j] + (+0) ==> X _j [T] ==> E	Register T is ignored, and X _j is not changed. Except for E, this instruction is innocuous.
6.	laux _j {T _k }*	T _k	$ [X_{j}] + R[T_{k}] ==> X_{j} $ $ [T_{k}] ==> E $	Same as example 1, but indexed via a deferred address.

NOTE: E is cleared and then loaded as if by α_{LDE} . The sum of R[E] and [X] then goes into X (circuitously) and E is set equal to the STUV register used (ie.[T] or $[T_k]$ if a deferred address was used). X, is always set. Note - If either quarter 1 or 2 is not part of an active subword, (as, for example, with standard configuration #3) one operand of the sum is not completely specified and +0 will be used as that part of the operand.

~	ν
Δ DX Tr	[x] + ω[m] ==> n
non i	[[[-]
el .	J

ADX forms an 18 bit ring sum usually in STUV memory although only the active quarters are stored. There is no overflow detection. The operands are always 18 bit words - one from X memory the other from STUV memory. A configuration should be chosen such that the word from STUV memory has both quarters active, or is an extended 9 bit subword. If only one quarter is active, the inactive quarter of the operand is set to +0.

Activity and Permutation are used. Only active quarters are stored, but sign extension applies to the operand taken from STUV memory.

The E register is set equal to the STUV memory word used. (This is "T" except when a defer is involved. See example 6.)

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED EXPLANATION	COMMENI
1.	¹ ADX _j T	T x _j	[X _j] + R[T] ==> RT [T] ==> E	Left half of T is not changed. The sum is standard 18 bit ring sum, also called "ones complement sum."
2.	² ADX _j T	T x _j	[X _j] + L[T] ==> LT [T] ==> E	Right half of T is not changed.
3.	¹³ ADX _j T [F ₁₃] = 160	T x _j	$[X_j] + ql[T]_{SE} ==> ql(T)$ $[T] ==> E$	This gives a 9 bit ring sum. Configuration 33 would do the same, #3 would not. See note next page. The subword length should be 18 bits.

NOTE: In example 3, the 9 bit result is an honest 9 bit ring sum only when X contains an extended 9 bit word. (See RSX, example 4.) ADX cannot be used to add a 9 bit word to an 18 bit word. Use AUX.

4.	α_{ADX_j} T $[F_{\alpha}] = 220$	1	T X _j	$[X_{j}] + q2[T]_{SE} == > q2(T)$ [T] == > E	Essentially the same as example 3 except that the <u>left</u> half of X , is significant. $[F_{\alpha}]$ illustrated is 220. There is no suitable standard configuration.
5.	²¹ ADX _j T [F ₂₁] = 230	† †	T X _j	[T] ==> E	"Nothing" is done here because quarters 1 and 2 are both inactive.
6.	ladx _j {T _k }*	<u>†</u> †	T _k	$[X_j] + R[T_k] ==> RT_k$ $[T_k] ==> E$	Same as example 1, but indexed via deferred indexing.

NOTE: E is cleared and then loaded as if by $^{\alpha}$ LDE. The sum of R[E] and [X $_{j}$] then goes into E and an $^{\alpha}$ STE is performed. Inactive quarters of the STUV memory word therefore remain unchanged. If either quarter 1 or 2 is not part of an active subword (as, for example, with standard configuration #3), one operand of the sum is not fully specified and +0 is used to fill out the operand.

SKX (or REX, or SEX) provides 32 combinations of setting, adding, comparing, skipping, flag raising, and dismissing - all relating to X memory and without changing the AE or the E register. (See examples below.)

F memory is not used. The configuration syllable specifies the desired combination. (Examples 1 - 8 show the use of bits 4.6, 5, 4 and examples 10 - 12 illustrate bits 4.8 and 4.7.)

"T", the address syllable, (or the final deferred address) is used as an OPERAND.

EXAMPLES:

	TIBO.			
NO.	INSTRUCTION	MNEMONIC ABBREVIATION (See Chart 7-3)	ABBREVIATED DESCRIPTION	COMMENT
1.	^O skx _j T	SKX, T REX, T SEX, T (Set)	T ==> X _j	STUV memory is not used - "T" is the operand, not its location. The brackets []. were left out on purpose.
2.	^l skx _j T	(Set negative)	-Т ==> X _j	"Minus" T - i.e. its ones complement is used to set X _j .
3.	² skx _j T	INX _j T (Increase)	[X _j] + T ==> X _j	If the sum is zero, it will be -0 (all ones) unless $[X_j]$ was initially +0.
<u>1</u> .	³ skx _j T	DEX _j T (Decrease)	[X _j] + (-T) ==> X _j	"-T" is added to $[X_j]$. Zero is -0. It cannot be +0.
5.	⁴ skx _j T	SXD _j T (Skip if X differs.)	If [X _j] \neq T Skip - (i.e. #+2 ==> P)	Skip if $[X_j]$ differs from T. Note: $(+0) = (-0)$ and if $[X_j]$ is initially $(+0)$, it is changed to (-0) .
6.	⁵ skx _j T	(Skip if X differs from negative.)	If [X _j] \neq -T Skip - (i.e. #+2 ==> P)	Skip if $[X_j]$ differs from -T. Note: $(-0) = (+0)$ and if $[X_j]$ is initially (-0) , it is changed to $+0$.
7.	⁶ skx _j T	SXL _j T (Skip if X is less.)	<pre>If [X_j] < T Skip - (i.e. #+2 ==> P)</pre>	Skip if [X _j] is less than T and if [X _j] -T does not overflow. (Skip range: T-377777 to T) Note: If [X _j]is initially (+0), it is changed to (-0).

8.	⁷ skx _j T	SXG _j T (Skip if X is greater.)	<pre>If [X_j] > -T Skip i.e. #+2 ==> P</pre>	Skip if $[X_j]$ is greater than -T and if $[X_j]$ + T does not overflow. (Skip range: -T to 377777-T) Note: If $[X_j]$ is initially (-0), it is changed to (+0).
9.	$skx_j (T_k)^*$	REX _j {T _k }*	$T+[X_k] \implies X_j$	[X _j] is set equal to T_k . e.g. a) SKX_j $\{O_k\}^* \equiv set X_j$ from X_k . b) 1SKX_j $\{O_j\}^* \equiv Comple-ment X_j$.
10.	^{lO} skx _j T	RXF, T (Reset and raise flag.)	T ==> X _j 1 ==> Flag _j	For j = 1 to 378, RXF is the same as SKX for there are no flags for these numbers. Note that flag zero can be raised.
11.	²⁰ skx _j T	RXD, T (Reset and Dismiss.) (See note 3)	T ==> X _j DISMISS	See Chapter 4 for the ramifications of "DISMISS." If j = the current sequence number, "T" is nearly immaterial for the subsequent change of sequence will change X _j .
12.	³⁰ sкх _ј т	RFD T (Reset, Raise flag, and Dis- miss.)	T ==> X j 1 ==> Flag j DISMISS	This is used to change sequence number - often in the form - 30 SKX, #+1. It is ignored if j = current sequence number.

Notes: 1. "Skip" means "omit the next instruction." i.e. "Go to #+2."


^{2.} The configuration syllable is united with the rest of the instruction. It may be given redundantly. e.g. DEX is the same as ^3SKX or ^1INX or ^3DEX .

^{3.} The hold bit cancels DISMISS. (h $^{20}\mathrm{SKX}$ is the same as SKX alone.)

^{4.} RXF cannot be used as a Jump. Index register "j" is indeed set, but it will not be copied into the P register, unless a change of sequence number occurs. (See Chapter 4.)

ⁿJPX_j T

JPX and JNX are "Loop-closing", "Index-sensing" jump instructions. Their operation is as follows:



Note:

- . If the sum is zero, it is -0.
- 2. "n" is a signed integer: -17 to + 17g.
- 3. F Memory is not used.
- 4. A deferred address determines where to jump to, but not if, and the second index register is not modified.

EXAMPLES:

 Straight Table Scan (100 register table located at "TABL.")

This program scans the table "backward through the manuscript." (i.e., highest memory location first.) Note: X, is initially set to + (n-1).

This program scans "forward through the manuscript." (i.e., lowest memory location first.)

Note: X, is initially set to - (n-1).

2. To scan every nth table register

a) START
$$\rightarrow$$
 REX_j (TL - n) b) START \rightarrow REX_j (TL - n) LDA_j TABL + TL - n h⁻ⁿ JPX_j #-1 h⁺ⁿ JNX_j #-1

These programs run for $(\frac{TL}{n})$ iterations if we assume that TL (Table Length) is an integer multiple of n. As written, they scan the first register of each block of n registers. To scan register "i" of each block, the LDA instruction could be written LDA (TABL + i) for example "a" (JPX) and LDA (TABL + i + TL - n) for example "b" (JNX).

3. Interlaced Table Scan

Scope flicker can be reduced by an interlaced table scan. The fact that the change in X_j is made <u>after</u> the jump decision causes a somewhat peculiar parameter configuration, but the program logic is essentially the same as above. For example, if "C" is the interlace, "TL" is the Table Length, and if "C" is <u>not</u> a factor of "TL," the program below scans the whole table with an interlace of C. (If "C" is a factor of TL, the program degenerates to example 2a.)

START -
1
REX $_{j}$ C INX $_{j}$ TL LDA (TABL + C - 1) $_{j}$ h $^{-C}$ JPX $_{j}$ #-1 JMP #-3

If C = 3, and TL = 7, the table is scanned in the following order: 6, 3, 0, 4, 1, 5, 2, 6, 3, 0, etc.

- NOTE: 1. "Zero" used as an address (as above) is always +0.
 - 2. M4 automatically puts a hold bit on JPX and JNX to cancel the automatic dismiss (see Chapter 4 and Chapter 6).
 - 3. The address of a deferred JNX or JPX is completely determined $\frac{\text{before}}{\text{per}}$ the index register is changed. Therefore a $^{-1}\text{JPX}_{a\,|\,a}$ S would jump to S_a as defined by the original contents of X_a if it jumps at all.


•

3-2.3 JUMP SKIP CLASS

JMP JPA JNA JOV SKM SED

α_{JMP} T_j

JMP is an unconditional transfer of control. It means go to T (or T_j) for the next set of instructions. The configuration syllable " α " does not refer to F memory but is used directly to provide 32 variations of JMP as illustrated below:



EXAMPLES: (See #10.)

NO.	INSTRUCTION	SUPERNUMERARY MNEMONIC	JUMPS TO	COMMENT
1.	O _{JMP T} j	JMP T _j	T	X_{j} is ignored.
2.	l _{JMP} T _j	BRC T _j (Branch)	Тј	Indexable Jump = BRANCH
3.	² JMP ^T j	JPS T; (Jump and Save)	Т	Jump and save return point $(\#+1)$ in the specified index register (X_i) .
4.	³ JMP T _j	BRS T _j (Branch and Save)	^Т ј	Branch and save. X _j is used to evaluate the jump destination T _j and is then reset to the return point (#+1).
5.	⁴ JMP T _j	-	Т	X_{j} is ignored, $\#$ +1 is saved in $R(E)$
6.	⁵ JMP T _j	4BRC Tj	Тj	Return point (#+1) is saved in R(E)
7.	6 _{JMP} T _j	⁴ JPS T _j	Т	Return point ($\#$ +1) is saved in R(E) and also in X_j .

t In M4 terminology, the symbol "#" is an abbreviation for the location of the current instruction. (See Chapter 6.)

8.	7 _{JMP} I _j	4 BRS Tj	Тј	X _j is used to determine the jump destination T _j and is then reset to the return point (#+1). The return point is saved in R(E) as well.
9.	10 _{JMP} T _j	-	Т	The memory location of the last data reference is saved in L(E). (i.e. the contents of the Q register)
10.	1 ⁴ JMP T	JPQ T	т	Jump, save "p" (i.e. #+1) and "q" (location of last data reference). This is the recommended jump, for the information saved is often of use in checkout.
11.	15 _{JMP} T _j	BPQ Tj	^T j	This instruction is the same as JPQ except that the jump destination is indexed.
12.	16 _{JMP} T _j	JES T	т	Jump, save in E, and in X_{j} .
13.	20 _{JMP} T _j	JPD T	Т	Jump, Dismiss.
14.	²¹ JMP T _j	BRD Tj	Тj	Branch, Dismiss.
15.	22 _{JMP} T _j	JDS T _j	Т	Jump, Dismiss, Save in X _j .
16.	²³ JMP T _j	BDS T	тј	Branch, Dismiss, Save in X,

Jump and save return point (#+1) in the specified index register (X_j).

NOTE: A superscript numeral can be used redundantly on supernumerary mnemonics. For example: 16 JMP \equiv 16 JES \equiv JES \equiv 2 JPQ \equiv 14 JPS etc. (M4 "unites" them into the word.)

JPA (46) JNA (47) JOV (45)

JPA - Jump on Positive Accumulator

JNA - Jump on Negative Accumulator

JOV - Jump on Overflow

$$\begin{array}{c} \alpha_{\rm JPA} \ T_{\rm j} \\ \alpha_{\rm JNA} \ T_{\rm j} \\ \alpha_{\rm JOV} \ T_{\rm j} \end{array}$$

The conditional jumps go to T_j if the conditions are satisfied by <u>any active subword</u>. Permutation is ignored. The return point (#+1) is saved in E if the jump takes place. The accumulator and overflow flip-flops are not changed. Note that these conditional jumps are indexable.

EXAMPLES:

#1. A Four-way Switch:

JOV OF ** Goes to OF if overflow exists ($Z_{\downarrow_{\!\!4}}=1$)

JNA Nl ** Goes to Nl if A is negative.

JPA Pl ** Goes to Pl if A is positive.

** Continues if A is zero.

#2. Overflow:

 $^{30}\text{JOV}~\text{T}_{j}$ is equivalent to $^{37}\text{JOV}~\text{T}_{j},$ for both configurations specify the same active subwords. If any of the four overflow flip-flops are set to 1, control will go to $\text{T}_{j}.$ The overflow indicators $(\text{Z}_{4},\text{Z}_{3},\text{Z}_{2},\text{Z}_{1})$ are not cleared by JOV.

Active subwords use the overflow indicator associated with the sign quarter, e.g. Z_2 is associated with the right half word, Z_h with the left half word.

#3. To Detect Minus Zero in an Index Register:

(JNX, T or JPX, T will not jump on either + or - zero.)

DPX A

LDPX A

** (0,,-0) or (0,,+0) now in A


JPA Tl

** Goes to Tl if -0 in right half word.

** Continues if +0 in both halves.

#4. 18 Bit Zeros Again:

"Skip-on-a-bit" uses a one bit operand. It has 32 variations - some with M4 Supernumerary Mnemonics. The basic variations are as follows:



The bit in question is identified by its quarter number and bit number as diagrammed below:




The meta bit is No. 10 (dec.). (SKM is the <u>only</u> instruction that can affect it.)

The parity bit is No. 11 (dec.).

These can not be changed by SKM.

(Any quarter number will do for the parity and meta bits.)

Bits and quarters are numbered from right to left and should be in subscript when used with SKM. (See chapter 6, page 6-7.) The bit designation goes in the "j bits" (3.6 - 3.1), as follows:



SKM is therefore non-indexable except through deferred addressing.

If a non-existent bit is selected, e.g. bit 0.0,1.0,2.0,3.0 for example, Unconditional Skips (SKU) and Rotate (CYR) will still work, but "makes" will do nothing, and conditional skips will not skip.

SUPERNUMERARY MNEMONICS (See Chart 7-3)

MKC - 1SKM - Make complement

MKZ - ²SKM - Make zero

MKN - 3SKM - Make one

SKU - 10 SKM - Skip unconditionally, (go to #+2)

SUC - 11 SKM - Skip and complement

SUZ - ¹²SKM - Skip and make zero

SUN - 13SKM - Skip and make one

SKZ - 20SKM - Skip if bit =0

SZC - 21SKM - Skip on zero and complement

SZZ - ²²SKM - Skip on zero and make zero

SZN - ²³SKM - Skip on zero and make one

SKN - 30SKM - Skip on one

SNC - 31 SKM - Skip on one and complement

SNZ - 32SKM - Skip on one and make zero

SNN - 33skM - Skip on one and make one

CYR - 4SKM - Cycle memory once to the right (rotate)

MCR - 5SKM - Make complement and rotate

MZR - 6SKM - Make zero and rotate

MNR - 7SKM - Make one and rotate

SNR - 34SKM - Skip on one and rotate

SZR - 24SKM - Skip on zero and rotate

SUR - 14SKM - Skip and rotate

NOTE: "Skip" is first, "make" next, and "rotate" last. $^4\text{SZZ} \equiv ^{26}\text{SKM} \equiv \text{Skip}$ on zero, make zero, and then rotate.

3-35

EXAMPLES:

- 1. To copy a bit:
 - $\begin{array}{c} \text{SKZ } \mathbb{Q}_{2\cdot3} \\ \text{SUN } \mathbb{T}_{1\cdot1} \\ \text{MKZ } \mathbb{T}_{1\cdot1} \end{array} \right\} \qquad \begin{array}{c} \text{Sets bit } \mathbb{T}_{1\cdot1} \\ \text{equal to} \\ \text{bit } \mathbb{Q}_{2\cdot3} \end{array}$
- 2. To clear n metabits starting at T

$$\begin{array}{lll} \operatorname{Rex}_{\alpha} & \text{(n-l)} \\ \operatorname{MKZ}_{4.10}|_{\alpha}^{\mathrm{T}} & ** \text{ i.e. } \operatorname{MKZ}_{4.10}^{\mathrm{T}}|_{\alpha}^{\mathrm{T}} \\ & \text{-l}_{\mathrm{JPX}_{\alpha}} \#\text{-l} \end{array}$$

α _{SED T}	Only P can be changed.
--------------------	---------------------------

SED compares all active quarters of E and T_j according to the given permutation. If any difference exists the next instruction is skipped over. No registers other than P (the central Program Counter) can be changed. (E is <u>not</u> changed.) Subword Form is immaterial.

EXAMPLES: (Standard F Memory - Chart 7-2.)

NO.	INSTRUCTION	DIAGRAM	COMMENT
1.	SED T _j	T _j	#+2 ⇒ P if E differs from T _j #+1 => P if they are identical
2.	² SED T _j	T _j	The left half of T_j is compared to the right half of E . (^{12}SED is identical.) $[F_{12}] = 142$.
3.	²² SED E	E	The right and left halves of E are compared. ¹⁷ SED E, ² SED E, ¹² SED E, or ²² SED E would have an identical result.

3-2.4 SCALE, NORMALIZE, CYCLE

SCA SCB SAB NOA NAB CYA CYB CAB

$$\alpha_{\text{SCA T}_{j}}$$
 $\alpha_{\text{[A] x 2}}^{\alpha_{\text{[T}_{j}]}} => A$

"SCALE" multiplies each active subword by "a power of 2," i.e. by 2^n where n is a signed integer specified in T_j . Each active subword can be scaled a different amount. The D register is used to count the binary shifts. The details are as follows:

- a) An $^{\alpha}$ LDD T $_{j}$ is performed (with permutation and sign extension as called for).
- b) Each active subword (of A or AB) is scaled according to its sign quarter in D, and these sign quarters are left set to -0.
- c) If an overflow exists for an active subword, the proper result is recovered by complementing the sign digit after the first shift, and the indicator is cleared. This rule is used for all operands left (+), right (_), and zero. Overflow can <u>not</u> affect SCB.

Notice that SCALE amounts to shifting all the bits except the sign left or right and filling the vacant positions with copies of the sign bit (i.e. with +0). SCALE senses overflow and corrects the sign bit if necessary. SCA and SAB always <u>clear</u> the overflow flip-flop - even if bits are lost off the left end. SCALE <u>never</u> sets the overflow flip-flop.

EXAMPLES: (SCB is illustrated to avoid overflow complications.)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT
1.	SCB{-4,}	{-4,}	[B] $\times 2^{-\frac{1}{4}} ==> B$ $-0 ==> q^{\frac{1}{4}}(D)$ $q_{3,2,1}[T_{j}] ==> q_{321}(D)$	{-4,} is a M4 convention for A register with -4 in quarter 4. See Chap- ter 6, page 6-7 and 6-10.
2.	³⁰ SCB {N} N = 2775003000(8)	[N]	$q4[B] \times 2^2 ==> q4(B)$ $q3[B] \times 2^{-2} ==> q3(B)$ $q2[B] \times 2^3 ==> q2(B)$ -0 ==> D	Quarter 1 of B is not changed. The sign bits are never changed. Bits may be lost off either end without any alarm.
3.	² SCB (N) N = 2775003000(8)	[N]	$R[B] \times 2^2 ==> R(B)$ -0 ==> q2(D) 775 ==> q1(D)	The <u>left</u> halves of B and D are not changed. Note that q4 of {N} specifies the argument of the scale operation.

Note: Scale can of course be indexed - e.g. SCA T_j where the argument comes from T_j . It is more common programming practice to use an RC word - e.g. SCA{-1,}.

4. Overflow: (SCA and SAB)

a) To "recover an overflow":

LDA {200 000 000 000} $\begin{cases} \text{**Acc. will now be 400 000 000 000 000 (a negative number), and } Z_{l_{1}} \text{ (overflow bit $\#$4) will be "1".} \\ \text{SCA {-3,}} \end{cases}$ $\begin{cases} \text{**-3,} \equiv 774 \text{ 000 000 000 000 After the scale,} \\ \text{Acc. will be 040 000 000 000 and } Z_{l_{1}} \text{ will be "0".} \\ Z_{3}, Z_{2}, Z_{1} \text{ are not sensed nor changed.} \end{cases}$ (Any negative argument will suffice.)

b) Only active subwords are processed:

LDA {200 300 400 100}

30 ADD {200 300 400 300}

**Acc. will be 400 600 001 400.

**All four Z flip-flops will be "1".

**Only L(A) is scaled. Acc. will become 040 060 001 400. Z₄ will become "0",

Z₃,Z₂,Z₁ will remain "1".

**Only R(A) is changed. Acc. becomes 040 060 700 140 and Z₂ becomes "0". Z₃ and Z₁ are still "1".

Note that Z_4, Z_3, Z_2, Z_1 are <u>overflow indicators</u>. They tell whether overflow has occurred. An overflow resulting from negative numbers (as in q2 above) is <u>not</u> treated any differently.

5. Subword forms for the AB register:

a)	"36"	S	A				В	
b)	"18 - 18"	S	L(A)	L(B)	S	R(A)	1	R(B)
c)	"27-9"	S	q432(A)		q432(B)] [s	ql(A) ql(B)
d)	"9-9-9-9"	S q4	(A) q4(B) S	q3(A) q3(B) S q	2(A) q2(B)	s	ql(A) ql(B)

Note that all of B is part of the subword. There is only one sign bit in an AB subword.

$$\alpha_{\text{NOA T}_{j}} \qquad \alpha_{\text{[A] x 2}^{\text{nz}}} ==> A$$

$$\alpha_{\text{[T}_{j}]} - \text{nz} ==> \text{Sq(D)}$$


NORMALIZE scales just enough to remove leading zeros or to "recover" from OVERFLOW. It clears the active overflow indicators. The number of leading zeros (nz) is subtracted from the argument from $\mathbf{T}_{\mathbf{j}}$ ($^{\alpha}[\mathbf{T}_{\mathbf{j}}]$) and this difference is left in the Sign Quarter of D. If an overflow condition exists at the start, "nz" is -1, the scale is one place to the right, and the sign is complemented - just as for SCA or SAB. If nz is zero, it is +0. (See Note 4 also.)

NOA and NAB start with an $\alpha_{LDD\ T_j}$. "nz" is subtracted from the sign quarter(s) and the rest of D is not changed. The E register becomes a copy of T_i .

 $\textsc{examples:}^{\dagger\dagger}$ (Assume that $\underline{\textsc{NO}}$ overflow exists.)

NO.	INSTRUCTION	DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1.	NOA{O}	D (+0)	[A] x 2 ^{nz} ==> A -nz ==> q4(D) +0 ==> q3,2,1(D)	"nz" is the number of leading "zeros" in the original contents of A. ("Zeros" can be positive zeros or negative zeros.)
2.	² NOA{0}	(+O)	$R[A] \times 2^{nz} ==> R(A)$ -nz ==> q2(D) +0 ==> q1(D)	The left halves of A and D are not changed. "nz" is the number of "zero" in the original contents of the right half of A. Note that the result in D is a nine bit numeral.
3.	17 _{NOA(N)} N = a,b,,c,d [F ₁₇] = 202	(N)	$R[A] \times 2^{ZR} ==> R(A)$ $a-ZR ==> q2(D)$ $b ==> q1(D)$ $L[A] \times 2^{ZL} ==> L(A)$ $c-ZL ==> q4(D)$ $d ==> q3(D)$	"ZR" and "ZL" are the leading zeros of the right and left 18 bit words of A. (N) is a register containing a,b,c, and d in quarters 4,3,2, and 1.

^{††} Brackets() are used in the TX-2 M4 Assembly Program to indicate "Register Containing". See Chapter 6, page 6-10.



5 - A sample program → Evaluate V = xyz

This product could have 105 significant bits (3 word lengths). One must resort to programmed arithmetic to get them all, but normalize can be used to get the 34 most significant bits. Consider the programs below.

Without	Normalize:

LDA X	LDA X
MUL Y	MUL Y
MUL Z	NAB (0)
	STD T
ats the 35 left bits	MUL Z
product in A and	SAB T

This program puts the 35 left bits of the 105 bit product in A and essentially worthless numerals in B. The answer in A may be too small by 1 (in the 35th place).

With normalize, the product is given in AB, to 35+nz places from the sign. (It may low by 1 in the (35+nz)th place.) "nz", the number of zeros, is in T (in negative form). nz could be as much as 69 so the last SAB may not be desired. For example, if the NAB instruction above were replaced with NAB(34.,) the answer in AB can be considered a 71 bit integer.

With Normalize:

NOTE: 1. NOA and NAB leave E set the same as the memory register used.

- 2. If overflow exists, "nz" is -1 so $[T_i]+1 ==> Sq(D)$.
- 3. NAB is essentially the same instruction using the double length word (AB) instead. (See page 3-39 "Subword forms for the AB register".)
- 4. Normalize is an arithmetic instruction. The sign bit is not counted. "Leading zeros" will, of course, be plus or minus zeros i.e., the same as the sign.

 $\alpha_{\text{CYA T}_{j}}$

CYCLE logically falls in a class with LDA and STA, for it is most easily considered as a bit shifting instruction and the sign bit has no special significance. Bits shifted off one end are inserted at the other. None are lost. However, since the practical details of its use are so similar to SCALE, it is usually grouped with SCALE and NORMALIZE. The use of the memory word is the same as SCALE.

- a.) An α_{LDD} T_j is the first step.
- b.) Each active subword is "cycled" or "rotated" according to its Sign Quarter in D and the sign quarter is left at -0. For cycle, the active subword has its ends connected and can be considered as a ring of bits. If the number of places equals the subword length, the instruction does not change the subword. You can therefore arrive at any new position by cycling either way the short way takes less computer time. The sign bit is handled no differently than the others and no bits are lost.
- c.) Overflow is ignored.
- d.) The E register becomes a copy of the memory register used.

EXAMPLES: Assume [A] = 123 456 765 432(8) at the start

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRITPION	COMMENT
1.	CYA(+1,)	(+1,)	247 135 753 064 ==> A -0 ==> q4(D) +0 ==> q3,2,1(D)	One 36 bit ring cycled once to the left.
2.	30 _{CYA{N}} N=1,1,,1,1	[N]	246 ==> q4(A) 135 ==> q3(A) 753 ==> q2(A) 065 ==> q1(A)	The four quarters are cycled separately i.e. four nine-bit rings, each one bit to the left.

Assume [A] = 123 456 765 432(8) at the start.

3.	² CYA(-3,)	[-3,]	276 543 ==> R(A) -0 ==> R(D)	The left halves of A and D are not changed. The right half of A (a ring of 18 bits) is cycled 3 places to the right. i.e. one octal place.)
4.	DPX B CAB(+3,) N=3,2,,5,-6	[N]	234 567 654 320 ==> A 000 000 000 001 ==> B -0 ==> q4(D) +2 ==> q3(D) +5 ==> q2(D) -6 ==> q1(D)	The 72 bit ring -AB- is cycled 3 bits, i.e. one octal place to the left.

NOTES: 1. The E register becomes a copy of the memory word used.

- 2. CYA, CYB, CAB are indexable, and, of course, deferred addressing can also be used. (Neither of these is common. Most users use RC words.)
- 3. CAB uses the same word structure as SAB and NAB.

3-2.5 LOGIC, INSERT, COMPLEMENT/PERMUTE

ITA ITE UNA DSA

INS

COM

$$\alpha_{\text{ITA T}_{j}} \alpha_{\text{[T}_{j}]} \wedge [A] ==> A$$

For these instructions, the word is considered as a string of independent bits - each bit column is a separate entity. For ITA, UNA, and DSA, the argument $\alpha_{[T_j]}$, is all the active <u>subwords</u> - with sign extension if applicable. For these three, the E register is set, as usual, identical to the memory word used.

For ITE, the operand is the active <u>quarters</u> only. There is no sign extension. The result, of course, goes into E and there is no final E register copy from memory.

All these instructions are indexable and of course indirect addressing can be used.

Name	INTERSECT	UNITE	DISTINGUISH**
Abbreviation	ITA	UNA	DSA**
	ITE		
Symbol	^	v	⊗
Other Names	"AND"	Inclusive OR	Exclusive OR Partial Add
	$\alpha_{[T_j]}$	$\alpha_{[T_j]}$	$\alpha_{[\mathbb{T}_{j}]}$
Logic	0 1	0 1	0 1
Diagram	α _[A] 0 0 0 0	α _[A] 0 0 1	α _[A] 0 0 1 1 1 1 0
	Note that this is the "carry" that results from addition.		Note that this is the Partial Sum.

	(ITA)	(UNA)	(DSA)
Typical Use	Masking - e.g. if T; contains 77 ITA T; clears all of A except for the last 6 bits.	Bit Setting, or clearing to minus zero - if T _j contains 77, UNA T _j sets the last 6 bits to 1 without changing the rest.	Bit Complementing - if T _j contains 77 DSA T _j complements the last 6 bits.
Special Example F ₃₀ = 600	30SAB (-9,-9,,-9,-9) ITA B If positive, A is cleared to +0. The original [A] goes into B.	30SAB {-9,-9,,-9,-9} UNA B If Negative, A is set to -0. The original [A] goes into B.	30 SAB{-9,-9,,-9-9} DSA B The absolute value or magnitude or each quarter goes into A The original [A] goes
All quarters are active and independent.			into B.

** Note: DSA affects both the C and D registers. The effect on D is equivalent to LDD T. The effect on C is equivalent to forming the carries and uniting them with the original contents of C. - i.e. ([A] \land [T $_{j}$]) \lor [C] ==> C.

No.		CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENT
1	¹ UNA T _j	T _j	$R[T_j] \cdot R[A] => R(A)$ $[T_j] => E$	T _j is unaffected. The left half of A is also unchanged.
2	^{ll} ITA T _j	Tj ↓ ↓ A	$R [T_j] \land R [A] \Rightarrow R (A)$ $SR [T_j] \land L [A] \Rightarrow L (A)$ $[T_j] \Rightarrow E$	T _j is unaffected. Each bit of left half of A is "intersected" with bit 2.9 of T _j -Hence, if R [T _j] is positive, L(A) ^j is cleared.
3	ll _{ITE} T _j [F _{ll}] = 140	T _j	$R[T_j] \land R[A] \Rightarrow R(E)$	T _j is unaffected. L(E) is unaffected. There is no sign extension on ITE.
14	ldsa Tj	T _j	$R [T_{j}] $	DSA affects registers A, C, D, and E. See note above.

$$\alpha_{\text{INS T}_{j}}$$
 $([A] \wedge [B]) \vee ([\overline{B}] \wedge [T_{j}]) \Rightarrow T_{j}$

Insert is a <u>partial</u> STA (store accumulator) instruction — only those bits marked by a l in the corresponding column of B are stored in T_j . There is no sign extension, and [A] is not changed. If [B] is minus zero (all ones), INS is identical to STA. The E register is set to the final contents of the memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	MASK (CONTENTS OF B)	COMMENTS**
1.	ins t _j	T _j	-0	[A] => T_j . INS is identical to STA when [B] = -0.
2.	INS T	T _j	0,,777777	$R[A] \Rightarrow T_j$. This time it looks like a ¹ STA T_j , because of the mask.
3.	³ INS T _j	Tj ↑ A	4,2,,3,1	Bit 1.1 of A is copied into position 1.1 of T _j . Quarters 2,3, and 4 are inactive. No other bits are changed. ¹³ INS T _j would do the same. [F ₁₃] = 160
4.	⁶ INS T _j	T _j	4,2,,3,1	Bit 1.1 of A is copied into position 4.1 of T _j . Note that permutation has no effect on the use of B. ¹⁶ INS T _j is identical.

^{**}In all cases, there is a final copy into E from the memory register used.

t "Insert" is also given by ([A] \mathbf{v} [B]) \mathbf{A} ([B] \mathbf{v} [T $_{\mathbf{j}}$]).

INS 55

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	MASK (CONTENTS OF B)	COMMENTS**
5.	3INS(T _k)j*	(T _k) _j	4,5,,6,7	$ql[A] \Rightarrow ql(T_k)_j$. $3_{STA} \cdots \text{ would be}$ equivalent.
6.	INS T _j	T _j	+0	Since [B] = +0, nothing happens.
7.	² INS A	(after) A (before)	4,5,,0,7	ql[A] => q3(A). Only quarter 3 of A is changed. (Because of the mask.)

COM T	$\alpha_{[T_1]} => T$
Ü	T, is permuted.

COM - Complement - performs two basic operations. The active subwords of T_j are complemented (one's complement - all ones become zeros and vice versa) (with sign extension) and all quarters are permuted whether active or not. Note that if all quarters are <u>inactive</u>, COM <u>permutes</u> all quarters of T_j without changing the data. PMT is another abbreviation - equivalent to COM.

There are 4 basic steps:

- 1. $[T_j]$ => E , permuted according to α .
- 2. Sign extension occurs in active subwords.
- 3. Active subwords are complemented. $(\alpha_{[E]} = \alpha_{E})$
- 4. [E] \Rightarrow T_j straight no permutation.

Note that, as usual, $\, \, E \,$ is the same as $\, \, T_{,j} \,$ at the end.

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DES C RIPTION	COMMENTS
1	COM Tj	(before) Tj (after)	[T _j] => T _j [T _j] => E	All of T _j is complemented
2	² com T _j	(before) Tj (after)	$ \overline{L[T_{j}]} \Rightarrow R(T_{j}) $ $ R[T_{j}] \Rightarrow L(T_{j}) $	The halves are reversed and the right half is complemented.
3	¹⁶ COM T _j [F ₁₆] = 163	(before) Tj (after)	$ \frac{\overline{q} + [T_j]}{\overline{s} + [T_j]} => q + (T_j) $ $ \overline{s} + [T_j] => q + (T_j) $	Quarters 2, 3, and 4 are set to the complemented sign extension.

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
4	α_{COM} T _j $\alpha = 172$ (all inactive)	T _j	$R[T_{j}] \Rightarrow L(T_{j})$ $L[T_{j}] \Rightarrow R(T_{j})$ (Simultaneously)	When all quarters are inactive, the data is not changed - it is merely permuted according to the given configuration.
5	COM {T _k }*		$ \begin{bmatrix} T_{k,j} \end{bmatrix} \Rightarrow T_{k,j} $ $ \begin{bmatrix} T_{k,j} \end{bmatrix} \Rightarrow E $	This has double indexing. Tk,j = T + [Xk] + [Xj]

Note: Since COM does not use any register other than T_j , there may be some confusion as to the meaning of "Activity". In this chapter, quarters for which arrows are drawn are active. To be consistent with other instructions, one should say that the permutation comes first, complementing second, and sign extension last. If you use the phrase "Active Subwords of T_j ", the order of the first two is immaterial since both operations can be considered to take place simultaneously. In any event, sign extension uses the complemented sign.

3-2.6 CONFIGURATION MEMORY CLASS

SPF SPG FLF FLG

^c SPF T _j	ql[Tj]	=>	Fc
	q 1 [Tj]	=>	Fc
	q 2 [T _j]		F _{c+l}
c _{SPG} T _j	q 3 [T _j]	=>	F _{c+2}
	q 4 [Tj]	=>	F _{c+3}

"Specify" copies from STUV memory into F Memory. (STUV memory is not changed.) SPF sets only one F Memory word. SPG sets four. F Memory addresses are consecutive modulo 37_8 - i.e., 0, 1, 2, ..., 36_8 , 37_8 , 0, 1, 2, etc. These instructions are indexable but not configurable. The E register is set, as usual, to the contents of the memory register used.

EXAMPLES:

NO.	INSTRUCTION	DESCRIPTION	COMMENT
1	°SPF T _j		F _O is permanently set to +0 and can not be changed.
2	°SPG T _j	$q 2[T_j] => F_1$ $q 3[T_j] => F_2$ $q 4[T_j] => F_3$	Same as #1.
3	37 _{SPG} T _j	$q 1[T_j] => F_{37}$ $q 3[T_j] => F_1$ $q 4[T_j] => F_2$	Fo is, of course, not changed. The F Memory address "c" is normally given in OCTAL

c _{FLF} T _j	$[F_c] \Rightarrow ql(T_j)$
	$[F_c] \Rightarrow ql(T_j)$
c _{FLG} T _j	$[F_{c+1}] \Rightarrow q2(T_j)$
	$[F_{c+2}] \Rightarrow q3(T_j)$
	$[F_{c+3}] \Rightarrow q4(T_j)$

"File" copies from F Memory into STUV Memory. (F Memory is not changed.) File Form (FLF) copies a single 9 bit word, File Group copies four. They are indexable, but not configurable. The F Memory Addressing is modulo 37_8 — i.e. "c" = 0, 1, 2, ... 36_8 , 37_8 , 0, 1, 2, ... etc. The E register is set as usual, to the contents of the memory word used.

EXAMPLES:

NO.	INSTRUCTION	DESCRIPTION	COMMENT
1.	°FLF T _j	+0 => ql(T _j)	Fo is permanently set to +0.
2.	°FLG T _j	$0 \Rightarrow ql(T_{j})$ $[F_{l}] \Rightarrow q2(T_{j})$ $[F_{2}] \Rightarrow q3(T_{j})$ $[F_{3}] \Rightarrow q4(T_{j})$	
3.	³⁶ FIG T _j	$[F_{36}] \Rightarrow ql(T_{j})$ $[F_{37}] \Rightarrow q2(T_{j})$ $+0 \Rightarrow q3(T_{j})$ $[F_{1}] \Rightarrow q4(T_{j})$	The F Memory address "c" is normally given in octal.

3-2.7 ARITHMETIC CLASS

ADD SUB MUL DIV TLY

(TALLY)

ADD and SUBTRACT are straightforward one's complement (RINGED) arithmetic instructions. The use of configuration is similar to LDA. A zero result is negative except when both arguments are zero at the start -(+0) + (+0) = +0; +0 - (-0) = +0. There are four overflow indicators—a separate indicator for each active subword. The indicator is cleared before the arithmetic is done and is set to a one for either type of overflow—(too negative or too positive). (With one's complement arithmetic there is a sign reversal when overflow occurs. The scale instructions take this into account.) Sign extension occurs prior to the arithmetic. The D register is set as if an $\alpha_{\rm LDD}$ T_j were done. The C register is set to the carries from each column. (In the case of subtract, "c" contains the carries from adding the complement of $[T_j]$.) The B register is unaffected. The E register is set, as usual, to the contents of the memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1	ADD Tj	T _j		The expression [A] \wedge [T _j] => C is equivalent to saying the "carries" of each bit column go into the corresponding bit column of C. Z _{\(\beta\)} is set if overflow occurs.
2	² ADD T _j	T _j	$R[A] + L[T_{j}] => R(A)$ $R[A] \wedge L[T_{j}] => R(C)$ $L[T_{j}] => R(D)$ $[T_{j}] => E$	The left half of the A, C, and D registers is unchanged. Z ₂ is set if overflow occurs.
3	SUB T _j	T _j	$\begin{bmatrix} A \end{bmatrix} - \underbrace{\begin{bmatrix} T_{j} \end{bmatrix}}_{j} => A$ $\begin{bmatrix} A \end{bmatrix} $	$\mathbf{Z}_{l_{\downarrow}}$ is set if overflow occurs.


NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
4.	³ LDA (277) ³ ADD (307)	T _j	606 => ql(A) 1 => Z ₁ 207 => ql(C) 307 => ql(D) 307 => E	(277) is the M4 representation for "a register containing 277(8)".
5.	⁶ LDA (510,0) ⁶ ADD (470,0)	T _j	201 => q1(A) 1 => Z ₁ 410 => q1(C) 470 => q1(D) 470,0 => E	(510,0) is the M4 representation for "A register containing 510(8) in quarter 4, and zero in the rest of the word." See Chapter 6.

Note: The four OVERFLOW indicators are associated with the subwords by Sign Quarter Number. See table below:

SUBWORD	OVERFLOW INDICATOR
Quarter 4	$\mathbf{z}_{\mathbf{l_{\!4}}}$
Quarter 3	^z 3
Quarter 2	z_2
Quarter 1	z_1
Left Half	z_{μ}
Right Half	z ₂
Full Word	z_{4}
27 - 9	\mathbf{Z}_{1} and \mathbf{Z}_{1}

$$\alpha_{\text{MUL}} \quad T_{j} \quad \alpha_{[A]} \quad \times \quad \alpha_{[T_{j}]} => \quad \alpha_{(AB)}$$

"MUL" forms the double-length, ones-complement product of [A] and $[T_j]$ and stores it in A and B. The extra bit of B -- at the extreme right -- is set equal to the sign bit of the product, i.e., to \pm 0. (Bit 1.1 of B = Bit 4.9 of A after MUL.)



The use of configuration is similar to LDA and the relevant overflow indicator (corresponding to the active sign quarter) is cleared. No overflow can be generated. The active subwords of C are cleared to +O and D is set as if an $^{\alpha}$ LDD $^{\tau}$ had been done. The E register is, as usual, set to the contents of the memory word used.

EXAMPLES: (Standard F Memory - Chart 7-2.)

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1	MUL Tj	T _j		"AB" is the double length register diagrammed above. It is also used with SAB, CAB, and DIV. Bit 1.1 of B is set to ± 0 depending on the sign of the product.
2	³ LDA {5} ³ MUL {4}	T _j	000 => q 1 (A) 050 => q 1 (B) 000 => q 1 (C) 004 => q 1 (D) 0 => Z	With standard configuration 3, q1[AB] is an 18-bit register composed of quarter 1 of A and quarter 1 of B. The other quarters are not changed

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
3.	¹ LDA (-3) ¹ MUL {-4}	T _j	+ 0 ==> R(A) 000030 ==> R(B) + 0 ==> R(C) - 4 ==> R(D) - 4 ==> E 0 ==> Z ₂	The left half words are not changed.
4.	LDA { 3} MUL {-400}	T _j	- 0 ==> A - 3000 ==> B + 0 ==> C - 400 ==> D - 400 ==> E 0 ==> Z ₄	
5.	² LDA {3 ,, 0} ² MUL {4 ,, 0}	T _j	$+ 0 ==> R(A)$ $000030 ==> R(B)$ $+ 0 ==> R(C)$ $+ 4 ==> R(D)$ $(+4,0) ==> E$ $0 ==> Z_2$	Only the right half words are changed.

Note: When a 27-9 subword form is used, the Arithmetic Step Counter is set for the 27-bit word, if it is active. This results in too many steps for the 9-bit word if it is active also. (This is true for MUL, DIV, NOA, NAB, and TLY.) Normal use of this subword form is for floating numbers of the form N = $\times \cdot 2^{y}$ (27 bits for "x," 9 for "y"). Since different operations are performed on the two syllables, both subwords will not be active at the same time.

α	$\alpha_{[AB]} \div \alpha_{[T_j]}$	==> A
DIV T	Remainder	==> B

DIVIDE considers the contents of AB (except for the lowest order bit of B) as the $\underline{\text{numerator}}$ and the contents of $\underline{\text{T}}_j$ as the denominator. (Note that it is compatible with MUL.) Configuration is similar to ADD, LDA, etc. The Quotient is stored in A with the appropriate algebraic sign. The remainder is stored in B with the same sign as the original numerator. (The sign of the remainder is at the left, as usual.) (SAB $\{+n\}$ will bring strange bits into A for the remainder (in B) is $\underline{\text{not}}$ an $\underline{\text{extension}}$ of the quotient.)

The relevant overflow indicator is cleared at the outset and an overflow will be generated if \mid [A] \mid exceeds or equals \mid [T_j] \mid .

- Note: 1. If $|[A]| < 2 \cdot |[T_j]|$ overflow, if any, is guaranteed recoverable via SCA $\{-n\}$. SAB $\{-n\}$ will also recover the correct answer, but it will destroy the remainder.
 - 2. If both [AB] and $[T_j]$ are normalized (as per NAB and NOA), the condition above is met, and any overflow is recoverable.
 - On overflow, the sign of A is always the reverse of the proper algebraic sign.
 - 4. If overflow is not recoverable, both [A] and [B] are useless.
 - 5. $\frac{\mathbb{N}}{+0} = \frac{-1}{\mathbb{N}}$, and Overflow is set. (This is true for any N.)
 - 6. $\frac{N}{-0} = N$, and Overflow is set. (Also true for any N.)
 - 7. Divide clears C (as if by α_{LDC} [O]) and sets D (as if by α_{LDD} T_j).
 - 8. The contents of the memory register go into E, as usual.
 - 9. See also note on page 3-61.

NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1.	DIV T _j	T _j	[AB] $*$ [T _j] => A Remainder => B + 0 => C [T _j] => D [T _j] => E	Overflow, if any, sets $\mathbf{Z}_{l_{\!$
2.	¹ DIV T _j	T _j	Remainder => R(B)	Overflow sets Z ₂ . The left half of the arithmetic unit is unchanged.
3.	³ LDA (000) ³ LDB (052) ³ DIV (5)	T _j	004 => ql(A) 001 => ql(B) 000 => ql(C) 005 => ql(D) 005 => E 0 => Z ₁	The numerator is actually half of 000052 since the lowest order bit of B is not part of it. In decimal, we have 21 ÷ 5 or 4 with a remainder of +1.
4.	6 LDA { -0,} 6 LDB {725,} 6 DIV { -5,}	T _j	+4 => ql(A) -1 => ql(B) +0 => ql(C) -5 => ql(D) (-5,) => E 0 => Z ₁	Note that [A] is minus zero. The numerator is therefore -21 (decimal). If [A] were +0, the numerator would be $\frac{+725}{2}$ (8) or 234 (decimal).

TLY (TALLY) loads A (as does LDA). Then the count of ones is added to the sign quarter of D. The rest of D is not affected. The sign digit is counted also if it is a "one". The E register is set, as usual, to $[T_{,j}]$.

EXAMPLES:

VAILATED!	1/2			
NO.	INSTRUCTION	CONFIGURATION DIAGRAM	ABBREVIATED DESCRIPTION	COMMENTS
1.	TLY T _j	T _j		"n" is the number of ones in [T _j]. The addition is regular 9-bit ring addition with no overflow detection.
2.	TLY (+0)	(+0)	+ 0 => A + 0 => E	The D register is not changed
3.	¹ TLY (-0)	(-0)	- 0 => R(A) 18+q2[D] => q2D - 0 => E	The left half of A is not changed. Only the sign quarter (No. 2) of D is affected.

Note: When a 27-9 subword form is used, the Arithmetic Step Counter is set for the 27-bit word, if it is active. This results in too many steps for the 9-bit word if it is active also. (This is true for MUL, DIV, NOA, NAB, and TLY.) Normal use of this subword form is for floating numbers of the form $N = x \cdot 2^y$ (27 bits for "x," 9 for "y"). Since different operations are performed on the two syllables, both subwords will not be active at the same time.

(O₄

3-3 OPERATION CODE CHART (Wesley A. Clark).

3-3.1 Number Systems

Let S be a binary number of length λ

3 number ranges are commonly used:

- 1) Positive Integers (e.g., r, P, Q) $0 \le S \le 2^{\lambda} - 1$
- 2) Signed Integers (e.g., X_j) $-(2^{\lambda-1}-1) \le S \le +(2^{\lambda-1}-1)$
- 3) Signed Fractions (e.g., A in MUL, DIV)

$$-(1-2^{-(\lambda-1)}) \le S \le +(1-2^{-(\lambda-1)})$$

 $\frac{\text{Negative}}{\text{number.}} \ \frac{\text{number}}{\text{S}} \ \frac{\text{represented by "Ones Complement"}}{\text{Ones Complement of S).}} \ \text{ of corresponding positive}$

Two representations of number zero

$$\begin{bmatrix}
0 = 00 \dots 0 \\
\overline{0} = 11 \dots 1
\end{bmatrix}$$
 \(\lambda\) bits in length

Reduction Modulo µ

For positive integer S $0 \le S \le 2 \mu$

$$S \ \text{mod} \mu = \left\{ \begin{aligned} S & \text{if } S < \mu \\ S - \mu & \text{if } S \geq \mu \end{aligned} \right.$$

Example: $6 \mod 7 = 6$, $8 \mod 7 = 1$

3-3.2 Glossary of Terms

- h Hold bit
- c Configuration
- i Instruction
- j Index
- r effective address
- W_ memory operand
- W_* Permuted Memory Operand
- W ... Memory operand (indexed)
- Wri* Permuted Indexed Memory Operand

r,r⊕X, Operand addresses

D' Leftmost (sign) quarter of D

(Wri*)' Leftmost (sign) quarter of permuted indexed memory operand

G Group c

			EXAMPLE 1	EXAMPLE 2
S, T	λ-bit binary numbers	S	010 011 101	111 011 010
s	Complement of S (sign bit complemented)	s	101 100 010	000 100 101
< S >	Inversion of S	< S >	110 011 101	011 011 010
RS	Positive (counterclockwise; left) unit rotation of S	RS	100 111 010	110 110 101
R ⁻¹ S	Negative (clockwise; right) unit rotation of S	R ⁻¹ S	101 001 110	011 101 101
2 x S	Unit positive scaling of S (S scaled up by one)	2 x S	000 111 010	110 110 101
2 ⁻¹ x S	Unit negative scaling of S (S scaled down by one) (scaling is rotation without change of sign bit)	2 ⁻¹ x S	001 001 110	111 101 101
n(S)	Normalizer of S (S signed fraction) $\frac{1}{2} \leq 2^{n(S)} \times S < 1$ Note: $n(0) = n(0) = \lambda$ -1. (Used as 9-bit number.)	n(S)	0	2
τ(S)	Tally of S (number of ones in S) (used as 9-bit number.)	τ(S)	5	6
		Т	011 010 011	011 010 011
SAT	S and T for each bit	S A T	010 010 001	011 010 010
SVT	b, b=1, 2,, λ	SV T	011 011 111	111 011 013
S 🕢 T	S or T but not both	s ⊘ T	001 001 110	100 001 003
SOT	λ -bit binary ring sum of S and T Note: $S \oplus \overline{S} \equiv \overline{Q}$	•	101 110 000	010 101 110
SOT	λ -bit binary ring difference = $(\overline{\overline{S} \oplus T})$	S 9 T	111 001 001	100 000 111

Enclosed expression applies	to	each active	quarter of	f operand	
Enclosed expression applies	to	each active	subword o	f operand	

A blank box indicates that no change is made.

OVER BASK	Ι.			Г	P	Q	×,		UCT10#.= { Wa	_		ZIA	A	В	C C	D		E
AM CACTE)	i	ADDREY-	NAME	PREITIEMED	0	w	^/	Wa	W#	Whi	= Waexi	200				D'	D	
0	21		SPECIFY CHOUPE		-				-									
1.2	31	8PG FLF	FILE FORM	1	P.+ 1	16X				F. ®		-		-				•
2.8	32	FLG	FILE GROUP							Ge								
	24	LDA	LOAD A										W.					
0	25	LDB	LOVO 8											Win				
	26	LDC	LOAD C	_						_		_			Win			
_	34	LDD	LOAD D	-				-	-	-		-			-		W.	
	35	STA	STORE A	-			-		-		B	\vdash			-		-	
1.2	-	STC	STORE C								c							
	37	STD	STORE D								D							
	54	EXA	EXCHANGE A	②]			and the same			A		Wir					
2.4	55	INS	INSERT		1						(BAA) +(BAW()							
	41	ITA	INTERSECT A					_			T(BANG)		AAW#					
1	42	UNA	UNITE A		1								ANWE					
0	65	DSA	MSTINGUISH A		1								AOW.		(A ~ WE) VC			
	67	ADD	ADO									(5)	A@ Wy		An Will		Win	
lule le	77	SUB	SUBTRACT									-	A & W.		A · WC			
1185	76	MUL	MULTIPLY @	-	P+1	AGX		-	-			0	(40 C III)	W.	0			
3 55 37 16	-	DIV	DIAIDE @	•				_				(6)	(AB/Waj)quer.	(AB/Wig) REM.				(P)
W.Y	60	CYA	CYCLE A										* (WG)"A	1				· ·
73	62	CAB	CYCLE AB										RING					
W _U *)′<9	61	CYB	CYCLE B											*(N,1)'B		1		
-40		SCA	SCALE A	Z(A)=0									2(N): A	-		1		
				Z(A)al				-				1	2 (H/4). (A)	-		1		
				E(A)=1				_				1	2 (A)	-	-	ō		
7/3				(WG) 60					-			0	2 (Na) +1 = (2-1-A)	Ļ,		1		
1<9 >0	72	SAB	SCALE AB	Z(A)+0									2(W.				@	
				2(A)=1 (M2)'>0 2(A)=1		. 8						1	2(W)	- (AB)		1		
				2(A)=1 (H(3)'60								1	2(W)"	1 x (2-1-AB)		1	W.j	
- 1	71	SCB	SCALE B	(4(2) 60			-					\vdash		2(M,), B	-			
_	-							_	-	-		\vdash	-(a)	5. 4 8	-			
- 1	64	NOA	HORMALIZE A	Z(A)=0								1	2 ^{m(A)} . A			(Wil) @ m(A)		
7/3			•	Z(4+1								0	(2".A)			(M.) @ 1		
3.8	46	HAB	HORMALIZE AB	Z(A)10		1						ľ	2*(^	a), AB		(W,*)'@m(AB)		
			9	Z(A)=1								1	(2-1·	AB>		(Wy)'&1		
2962	74	TLY	TALLY @									\vdash	Wy	1		D' & * (way)		
-12101-1							0 1	-				\vdash			-	o o - yayı	\vdash	
				c<4	P+1	1 /			1						10	1		
- 1				CCT			11 -2								1			
3,6	12	SKX	SKIP ON				1 -人 2 Xi											•
3,6	12	SKX (REX)	INDEX				2 Xj A											•
3.6	12	SKX (REX)	INDEX		P+2		1 -元 2 Xj⊕九 3 Xj⊖人 4-7 ⑦											•
		PMT	INDEX PERMUTE	a ₄ =17			2 X ₂ ΦΛ 3 X ₂ ΘΛ			W								
2.0	56	PMT	INDEX PERMUTE , COMPLEMENT				2 X ₂ ΦΛ 3 X ₂ ΘΛ		•	51.55 51.55								@
2.0	56	PMT COM LDE	INDEX PERMUTE COMPLEMENT LOAD E	a ₄ =17	P+2	A6X;	2 X ₂ ΦΛ 3 X ₂ ΘΛ		•	E18								2022
2.0	56 20 30	PMT COM LDE	PERMUTE , COMPLEMENT LOAD E STORE E	a ₄ =17		∧⊕X _j	2 X ₂ ΦΛ 3 X ₂ ΘΛ		•	E18	E· `							(4)
2.0	56 20 30	PMT COM LDE STE	PRHUTE, COMPLEMENT LOAD E STORE E INTERSECT E	a,=17 ●	P+2	∧€Xj	2 X ₂ ΦΛ 3 X ₂ ΘΛ		•	£1,5	E. `							@
2.0	56 20 30	PMT COM LDE	PRHUTE, COMPLEMENT LOAD E STORE E INTERSECT E	Ø ₂ =17 ③	P+2	∧ 6 X _j	2 X ₂ ΦΛ 3 X ₂ ΘΛ		•	818	Ē.							⊕
2.0	56 20 30 40 43	PMT COM LDE STE ITE	PREMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS	ALL	P+2		2 X ₂ ΦΛ 3 X ₂ ΘΛ	@	•	818	Ē.							⊕ ₩#; Ε^₩#;
2.0	56 20 30 40 43	PMT COM LDE STE ITE	PERMUTE COMPLEMENT LOAD E STORE INTERSECT E SKIP IF	Ø ₂ =17 ③	P+2	16Xj	2 X ₂ ΦΛ 3 X ₂ ΘΛ	0	•	\$1.5 \$1.5	Ē· `							(4)
2.0	56 20 30 40 43	PMT COM LDE STE ITE	PREMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS	ALL	P+2		2 X ₂ ΘΛ 3 X ₂ ΘΛ	0	•	\$\frac{1}{2}	E· `			_				⊕ ₩#; Ε^₩#;
2.0	56 20 30 40 43	PMT COM LDE STE ITE SED	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIFFERS SKIP-MAKE	ALL # 17	P+2	λ	2 Xj@A 3 Xi \(\text{\tint{\text{\tint{\text{\te}\text{\texi}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\text{\text{\texi}\text{\text{\texi}\text{\texi{\texi{\texi{\texi\tin\texi{\texi{\texi}\texi{\texi{\texi{\texi}\texi{\texi}\tex{\texi}\texi{\texi{\texi}\texi{\texi{\texi{\texi{\texi{\te\						-	-	-	-		⊕ ₩#; E^\#;
2,0	56 20 30 40 43	PMT COM LDE STE ITE SED SKM	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE	ALL # 17	P+2	λ	2 X ₂ ΘΛ 3 X ₂ ΘΛ						-	-	-	-		⊕ ₩ [#] ₄ Ε ^ ₩ [#] ₄
2.0 0 1.2 0 2.0	56 20 30 40 43 17	PMT COM LDE STE ITE SED SKM	PERMUTE COMPLEMENT LOAD E STORE E SKIP IP E DIFFERS SKIP - MAKE RESET X DEPOSIT X	ALL # 17	P+1	Α .	2 Xj@h 3 Xi@h 4-7 ⑦		S ₆ (X _j)X _j				-	-	-	-		⊕ ₩,*; E ^ ₩,*; •
2.0 0 1.2 0 2.0 - 0 1.2 1.2	56 30 40 43 17	PMT COM LDE STE ITE SED SKM RSX DPX EXX	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP - MAKE RESET X DEPOSIT X EXCHANGE X	ALL # 17	P+2	λ	2 Xj@A 3 Xj@A 4-7 ⑦		S ₀ (X ₂)X ₂ S ₀ (X ₂)X ₂				-	-	-	-		⊕ ₩4; E ^ ₩4;
2.0 0 1.2 0 2.0 - 0 1.2 1.2	56 20 30 40 43 17	PMT COM LDE STE ITE SED SKM RSX DPX EAX AUX	PERHUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X	ALL # 17	P+1	Α .	2 Xj@h 3 Xi@h 4-7 ⑦		\$6(X;)X; \$6(X)X;				-	-	-	-		⊕ ₩** E^₩** •
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 8 3.2	56 20 30 40 43 17	PMT COM LDE STE ITE SED SKM RSX DPX EXX	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X ADD X	ALL # 17	P+1	Α .	2 Xj@A 3 Xj@A 4-7 ⑦		S ₀ (X ₂)X ₂ S ₀ (X ₂)X ₂				-	-				⊕ ₩,** E ^ ₩,** •
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2	56 20 30 40 43 17 11 16 14 10	PMT COM LOE STE ITE SED SKM RSX DPX EAX AUX AOX	PERHUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X	a ₂ = 17 ② Alt a Approx B B B B B B B B B B B B B	P+1 P+2 P+1 P+2 P+1	A .	2 Xj@A 3 Xi@A 4-7 ⑦		\$6(X;)X; \$6(X)X;				-		-			⊕ ₩," € ^ ₩," •
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 20 30 40 43 17 11 16 14 10	PMT COM LOE STE ITE SED SKM RSX DPX EAX AUX ADX	PERMUTE ,COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHAMGE X AUGMENT X AUGMENT X	C(₂ = 17 ② ALL ANY ANY E # 14/4 Ø Ø	P+1 P+2 P+1 P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;				-					⊕ ₩# ₩# E^₩# •
2.0 0 1.2 0 2.0 - 1.2 1.2 1.2 8.3.2	56 20 30 40 43 17 16 14 10 06	PMT COM LOE STE ITE SED SKM RSX DPX EAX AUX ADX	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X ADD X JUMP ON POSITIVE X JUMP ON	α _{ij} =17 ② E = 10 α _{ij} Aγ E φ 10 α _{ij} E φ 10 α _i	P+1 P+2 B	A .	2 Xj@A 3 Xi@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ ₩# E ^ ₩# • • • • • • • • • • • • • • • • • • •
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 20 30 40 43 17 11 16 14 10 15	PHT COM LOE STE ITE SED SKM RSX DPX EAX AUX ADX JPX JNX	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X ADD X JUMP ON POSITIVE X JUMP ON HEGATWE X	A1, € 17	P+1 P+2 P+1 P+1 A P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ W ₁ , E ∧ W ₂ , ⊕
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 20 30 40 43 17 11 16 14 10 15	PMT COM LDE STE ITE SED SEM RSX DPX EAX AUX AUX JPX	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X ADD X JUMP ON POSITIVE X JUMP ON	A ₁ = 17	P+1 P+2 P+1 P+1 A P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ ₩# E ^ ₩# • • • • • • • • • • • • • • • • • • •
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 30 40 43 17 11 16 14 10 06	PMT COM LDE STE ITE SED SKM RSX DPX EAX AUX ADX - JPX JPX JPA	PERMUTE COMPLEMENT LOAD E STORE E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X AUD X JUMP ON POSITIVE X JUMP ON POSITIVE X JUMP ON POSITIVE A	A ₁ = 17	P+1 P+2 P+1 A P+1 P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 30 40 43 17 11 16 14 10 06	PHT COM LOE STE ITE SED SKM RSX DPX EAX AUX ADX JPX JNX	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIPPERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X AUD X JUMP ON NEOATWE X JUMP ON NEOATWE X JUMP ON NEOATWE X JUMP ON	Aj € 0 Xj > 0 Xj < 0 Xj > 0	P+1 P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 20 30 40 43 17 11 16 14 10 15 - 06 07 46 47	PMT COM LOE STE ITE SED SKM RSX DRX EAX AUX - JPX JPA JHA	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X ADD X JUMP ON HEOSTIVE X JUMP ON HEOSTIVE A JUMP ON HEOSTIVE A	A11 € 17 € 1	P+1 P+2 P+1 A P+1 P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;				-					⊕ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 20 30 40 43 17 11 16 14 10 15 - 06 07 46 47	PMT COM LDE STE ITE SED SKM RSX DPX EAX AUX ADX - JPX JPX JPA	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIPPERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X AUD X JUMP ON NEOATWE X JUMP ON NEOATWE X JUMP ON NEOATWE X JUMP ON	\$\frac{1}{4} \cdot \frac{1}{4} \cdot \frac{1}{4	P+1 P+1 A P+1 A F+1 P+1	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 3.2 3.2	56 20 30 40 43 17 11 16 19 10 15 - 06 07 46 47 44	PMT COM LOE STE ITE SED SKM RSX DRX EAX AUX - JPX JPA JHA	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHAMGE X AUGMENT X ADD X JUMP ON POSITIVE X JUMP ON POSITIVE A JUMP ON POSITIVE A JUMP ON POSITIVE A JUMP ON	A11 € 17 € 1	P+1 P+1	A .	2 Xj@A 3 Xi@A 4-7 Ø		\$6(X;)X; \$6(X)X;									⊕ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2.0 0 1.2 0 2.0 - 0 1.2 1.2 1.2 .8 3.2	56 20 30 40 43 17 11 16 19 10 15 - 06 07 46 47 44	PMT COM LOE STE ITE SED SKM RSX DPX EAX AUX AUX JPX JPX JPA JOV	PERHUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IP E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X AUGMENT X JUMP ON POSITIVE X JUMP ON POSITIVE A POSIT	A11 € 0 X ₁ ≤ 0 X ₂ ≤ 0 X ₃ ≤ 0 X ₄ ≤ 0 X ₄ ≤ 0 X ₄ ≤ 0 A2 > 0 A3 > 0 A3 > 0 A4 > 0 A4 > 0 A5 A >	P+1 P+1 A P+1 A X i P+1 A X A A X S X i S A A A S X i S A A A S X i S A A A A S X i S A A A A A A A A A A A A A A A A A A	A .	2 X3@A 3 X1@A 4-7 ⑦		\$6(X;)X; \$6(X)X;									⊕ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2.0 0 1.2 0 2.0 - 0 1.2 1.2 3.2 3.2	56 20 30 40 43 17 11 16 14 10 15 - 06 46 47	PMT COM LOE STE LTE SED SKM RSX DPX EXX AUX AUX JPX JPX JPA JPA JOV JMP	PERMUTE COMPLEMENT LOAD E STORE E INTERSECT E SKIP IF E DIFFERS SKIP-MAKE RESET X DEPOSIT X EXCHANGE X AUGMENT X ADD X JUMP ON MEDATIVE X JUMP ON MEDATIVE A JUMP BRANCH	ALL = 17	P+1 P+1 A P+1 A P+1 A P+1 A P+1 A A A A A	A .	2 Xj@A 3 Xi@A 4-7 Ø		\$6(X;)X; \$6(X)X;									⊕ ₩ [™] ₄ ; E ^ ₩ [™] ₄ ; ④

3-3.3 Notes on the coding chart

- 1. In all expressions P+1, P+2, sums are reduced modulo 2^{18} . (777777 + 1) mod $2^{18}=0$.
- 2. For SPF and FLF only quarter one of W_{rj} is used. SPG and FLG use all four quarters. F memory addressing is counted modulo 37_8 (e.g., 36, 37, 0, 1 ...)
- 3. If $r \oplus X_j = 377604$ (address of A reg.) then EXA has same effect as STA.
- 4. Final value of $W_Q ==> (Q = r, r \oplus X_j)$.
- 5. ADD, SUB overflow conditions:

If
$$A \oplus W = A + W$$
 Then $O ==> Z(A)$

If
$$A \oplus W \neq A + W$$
 Then $1 ==> Z(A)$

$$Z(A_{43}) \equiv Z(A_{42}) \equiv Z(A_{41}) \equiv Z(A_{4}) = Z_{4}$$

$$Z(A_{3}) = Z_{3}$$

$$Z(A_{21}) \equiv Z(A_{2}) = Z_{2}$$

$$Z(A_1) = Z_1$$

6. DIV Conditions:

CONDITIONS		Z(A)	A	В
	$ W_{r,j}^* > AB $	0	QUOT	REM
W _{rj} * ≠ 0	W _{rj} * ≤ AB	1	JUNK	JUNK
	AB = 0		Ā	
W _{rj} * = 0	AB ≠ 0	1	Ā ⊗ W _{rj} *	R ⁻¹ I

Sign of normal remainder = sign of dividend (AB).


JUNK is recoverable if $\left|\mathbf{A}\right|<2\,\left|\mathbf{W}_{\mathrm{r,i}}^{\star}\right|$.

7. Exceptions in MUL, DIV, NOA, NAB, TLY:

Expressions listed are not correct for quarter (subword) 1 of A, B, and D' if a 27, 9 subword is chosen, and if quarter 1 is active.

8. CYCLE, SCALE, and NORMALIZE instructions begin, in effect, with LDD.

9. PMT, COM consist of 3 consecutive steps:




10. SKM variations:

j		Mr.q.b : selected bit
q mod 4	ъ	Mr.q.10(dec) = mr
3.6 3.5	3.4 3.3 3.2 3.1	Mr.q.ll(dec) = pr
q = quar	ter; b = bit	$M_{r,q,12(dec)} = parity (M_r$

		CON	DITI	ONS			ACTIONS	
FUNCTION	4.8	4.7	c 4.6	4.5	14.14	M _{r.q.b}	(SKIP, Then MAKE, Then CYCLE)	
	0	0	-	-	-		P + 1 ==> P	
SKIP	0	1	-	-	-	-	P + 2 ==> P	
SKIP on	1	0	_	_	_	0	P + 2 ==> P	
ZERO						1	P + 1 ==> P	
SKIP on	1	1	_	_	_	0	P + 1 ==> P	
ONE		-				1	P + 2 ==> P	
	-	-	-	0	0	-	-	
COMPLEMENT	-	-	-	0	1	-	- M _{r.q.b} ==> M _{r.q.b}	
MAKE ZERO	-	=	-	1	0	-	0 ==> Mr.q.b	
MAKE ONE	-	-	-	1	1	-	1 ==> Mr.q.b	
-	-	=	0		-	-	-	
CYCLE	-	-	1	-	-	-	$R^{-1} W_r ==> W_r$	


- 11. $\mathbf{S_G(X_j)}$ is 18-bit number 00 ... 0 or 11 ... 1 according as sign bit of $\mathbf{X_j}$ is 0 or 1.
- 12. ADX , AUX consist of sequence of steps:



13. \underline{c} is 18-bit signed integer expansion of c. (0 \leq c \leq 37; -17 \leq \underline{c} \leq + 17)

14. JMP, BRC variations:

			С			
FUNCTION	d 4.8	4.7	4.6	4.5	4.4	ACTION
JUMP	-	-	-	-	0	r ==> P
BRANCH	-	-	-	-	1	r # X _j ==> P
-	-	-	-	0	-	-
SAVE	-	-	-	1	-	P + 1 ==> X _j
-	-	-	0	-	-	2
P + 1 => E	-	-	1	-	-	P + 1 ==> E ₂₁
-	_	0	-	-	2	-
Q ==> E	-	1	-	-	-	Q ==> E ₁₊₃
-	0	-	-	-	-	-
DISMISS	1	-	-	-	_	if h = 0, 0 => ϕ_{I}



CHAPTER 3

INDEX

	NUMERICAL ORDE	R)3	ALPHABETICAL ORDE	R
CODE NO.	OPERATION	PAGE	OPERATION	CODE NO.	PAGE
14	IOS	4-7	ADD	67	3-58
5	JMP	3-30	ADX	15	3-22
5	JPX	3-26	AUX	10	3-20
7	JNX	3-26	COM	56	3-50
10	AUX	3-20	CAB	62	3-42
11	RSX	3-14	CYA	60	3-42
12	SKX	3-24	CYB	61	3-42
14	EXX	3-18	DIV		3-62
15	ADX	3-22	DPX	75 16	3-16
16	DPX	3-16	DSA	65	3-46
17	SKM	3-34	EXA	54	3-10
20	LDE	3-7	EXX	14	3-18
21	SPF	3-54	FLF	31	3-55
22	SPG	3-54	FLG	32	3-55
24	LDA	3-6	INS	55	3-55 3-48
25	LDB	3-6	IOS	55 4	4-7
26	LDC	3-6	ITA	41	3-46
27	LDD	3-6	ITE	40	3-46
30	STE	3-8	JMP	5	3-30
31	FLF	3-55	JNA	5 47	3-32
32	FLG	3-55	JNX	7	3-26
34	STA	3-8	JOV	7 45	3-32
35	STB	3-8	JPA	46	3-32
35 36	STC	3-8	JPX	6	3-26
37	STD	3-8	LDA	24	3-6
4C	ITE	3-46	LDB	25	3-6
41	ITA	3-46	LDC	26	3-6
42	UNA	3-46	LDD	27	3-6
43	SED	3-36	LDE	20	3-6
45	JOV	3-32	MUL	76	3-60
46	JPA	3-32	NAB	66	3-40
47	JNA	3-32	NOA	64	3-40
54	EXA	3-10	RSX	11	3-14
55	INS	3-48	SAB	72	3-38
55 56 57	COM	3-50	SCA	70	3-38
57	TSD	4-9	SCB	71	3-38
60	CYA	3-42	SED	43	3-36
61	CYB	3-42	SKM	17	3-34
62	CAB	3-42	SKX	12	3-24
64	NOA	3-40	SPF	21	3-54
65	DSA	3-46	SPG	22	3-54
66	NAB	3-40	STA	34	3-8
67	ADD	3-58	STB	35	3-8
70	SCA	3-38	STC	36	3-8
71	SCB	3-38	STD	37	3-8
72	SAB	3-38	STE	30	3-8
74	TLY	3-65	SUB	77	3-58
75 76	DIV	3-62	TSD	57 74	4-9
(0	MUL	3-60	TLY	74	3-65
77	SUB	3-58	UNA	42	3-46

TX-2 USERS HANDBOOK CHAPTER 4 - IN-OUT SYSTEM

TABLE OF CONTENTS

4-1 INTRODUCTION

- 4-2 TX-2 INOUT JARGON
 - 4-2.1 SEQUENCE SUBPROGRAM PROGRAM
 - 4-2.2 PLACEKEEPERS, PROGRAM COUNTERS, AND THE P REGISTER
 - 4-2.3 SELECT, CONNECT, TURN ON
- 4-3 TX-2 INOUT CONTROL LANGUAGE
 - 4-3.1 CHANGE OF SEQUENCE NUMBER
 - 4-3.2 THE HOLD BIT
 - 4-3.3 START POINTS
 - 4-3.4 DROP OUT TEMPORARY AND PERMANENT
 - 4-3.5 THE "IOS" OPERATION "INOUT SELECT"
 - 4-3.6 THE REPORT BIT
 - 4-3.7 "TSD" TRANSFER DATA
 - 4-3.8 CONTROL LANGUAGE SUMMARY
- 4-4 NOTES ON CODING FOR INTERLEAVED OPERATION
 - 4-4.1 BRUTE FORCE
 - 4-4.2 HIGH LOW MEDIUM PRIORITY SUBPROGRAMS
- 4-5 UNIT BY UNIT DESCRIPTIONS
 - No. 41 INOUT ALARMS
 - No. 42 TRAPPING
 - No. 47 MISCELLANEOUS INPUTS
 - No. 50 DATRAC (SAMPLED ANALOG INPUT)
 - No. 51 XEROX PRINTER
 - No. 52 PETR (PHOTOELECTRIC PAPER TAPE READER)
 - No. 54 INTERVAL TIMER
 - No. 55 LIGHT PEN
 - No. 56, 60 DISPLAY
 - No. 61 RANDOM NUMBER GENERATOR
 - No. 63 PUNCH
 - No. (65, 66, 71, 72) LINCOLN WRITERS

CHAPTER 4

TX-2 IN-OUT SYSTEM

4-1 INTRODUCTION:

TX-2 was designed for 33 "IN-OUT" devices (see chart 7-1). Each channel is identified by its "Sequence Number" - Zero for "STARTOVER" and 40-77(8) for "normal" channels. (Sequence Numbers are usually given in Octal.)

The basic In-Out set includes:

For Input:

Photoelectric Paper Tape Reader

Keyboard and Reader of Lincoln Writer

Datrac Analog Sampler

For Output:

Xerox Printer

High Speed Paper Tape Punch

Printer and Punch of Lincoln Writer

Display Scopes

For Bulk Storage:

Variable Speed Addressable Magnetic Tape

(4 units, manually selected at first, about 2 million words

per unit.)

The subprograms associated with INOUT units can be written so that the waiting time for one unit is automatically used as computation time for others. Only one subprogram is in operation at any specific time, although the interleaved operation of several subprograms makes it possible for several INOUT units to be in operation simultaneously.

In a typical program, a subprogram will continue to run until it must wait for its associated unit to complete a data transfer or until it is interrupted to allow a subprogram of higher priority to run. Each subprogram has a "placekeeper" to remember where it should resume operation and an indicator ("FLAG") to tell when it is ready to run again. Since it is likely that more than one subprogram will be ready (i.e., more than one Flag will be up,) at any given time, a priority system is provided and is adjustable (by rewiring the "Priority Plugboard").

Each INOUT channel has, therefore, a "Sequence Number" (40-77 octal) for identification, a placekeeper (the correspondingly numbered index register), and a one bit register - its "FLAG" for signaling. Channel number zero is a special case in that its "unit" is the STARTOVER and CODABO pushbuttons, its "placekeeper" is the Toggle Start Point Register (TSP), and its Priority is the highest and cannot be changed. (The pushbuttons - STARTOVER and CODABO - raise Flag #0. "CODABO" also clears alarms, presets all control flip-flops, lowers all other Flags, and starts the computer. "STARTOVER" does NO MORE than to raise Flag #0.)

Sequence Numbers 76 and 77 have been reserved for non-INOUT purposes. Flags 76 and 77 must be raised and/or lowered by programmed instructions. With the standard priority plugboard, they have the <u>lowest</u> Priority position. (Sequence number 40 has the highest. The K register, a 6 bit FF register, holds the sequence number of the currently operating subprogram.) A hTSD using a non-INOUT Sequence No. will cycle memory one place to the left.

4-2 TX-2 INOUT JARGON

4-2.1 SEQUENCE - SUBPROGRAM - PROGRAM

TX-2 is indeed a "Multiple Sequence" or "Multiple Subprogram" machine. This is to say that it can interleave subprograms - i.e., it can keep track of several interleaved program sequences. This does not say that it can run several interleaved independent programs. So much colusion and cooperation would be required to interleave unrelated <u>programs</u> that they should probably be done by the same person. One could then argue that the result would be better described as a multi-purpose program.

The word "Sequence" is often used as a synonym for "Inout Channel".

Sometimes it refers to "Sequence Number". (We often say "Sequence" 77 rather than "Sequence Number" 77). And it is used in the "normal" sense - i.e., "subprogram".

4-2.2 PLACEKEEPERS, PROGRAM COUNTERS, AND THE P REGISTER

The placekeepers - all 33 of them counting #0, (the Toggle Start Point,) - are memory devices whose purpose is to remember where each subprogram is to resume operation when it gets a chance. Placekeepers 40-77(8) are index registers. Placekeeper "ZERO" is the Toggle Start Point register (TSP) (a row of toggle switches on the computer console).

The <u>P register</u> is an 18 bit flip-flop control register that always holds either the location number of the current instruction or that of the next instruction. It corresponds to the "program counter" or "instruction counter" of other machines.

Index Registers 40-77, the placekeepers, are often called the "program counters". Occasionally the P register is called "The program counter".

4-2.3 SELECT, CONNECT, TURN ON

To "connect", or "Turn on" an INOUT unit means to set the control flip-flop of the channel so that data can be transferred, and so that the INOUT unit has access to its Flag. The unit is said to be "connected to the computer". Each regular INOUT unit has a "C" flip-flop - and a corresponding console indicator - to show whether it is "connected" or not.

The word "select" is often used as a synonym for "connect" but it is also more or less reserved for the day when two or more units must share the same channel. This will be true, for example, in the magnetic tape bulk storage system.

3 TX-2 INOUT CONTROL LANGUAGE

TSD - "Transfer Data" and IOS - "INOUT SELECT" are the only INOUT operations. The channel used for data transfer depends on the "sequence number" in use rather than the unit connected, for many units may be connected, but only one subprogram is in operation at the time a given data transfer is initiated.

Control of the interleaving - not strictly an INOUT function is done through:

The hold bit(#4.9), a syllable of every instruction,

Resetting placekeepers via X Memory operations, and

Drop out - permanent or temporary. (See 4-3.4)

4-3.1 CHANGE OF SEQUENCE NUMBER

A change of sequence number occurs whenever:

- a) A high Priority INOUT channel takes over by "BREAKING" or interrupting a lower priority subprogram.
- b) A subprogram drops out (either permanently, or to wait for its unit to get ready for another data transfer), and a lower priority subprogram takes over. If no other subprogram is ready, no change of sequence number occurs. The computer goes into "LIMBO", a condition where it repeatedly scans all the Flags until one is up. If the same old Flag (as indicated by the K register) comes up, no change of sequence occurs.

When a change of sequence number occurs, several internal registers are affected:

	*	2.9.7	
The E Register	>OLD #	NEW # SET	FROM THE P REGISTER
Old Placekeeper =	of E. This number of t instruction JMP, JNA, J	will be "p+1" (one the last instruction changed P directly PA, JOV, JMP, SED, "p" rather than "p+	. (E.g., by SKX, SKM,
P Register	> Set from th	e <u>new</u> placekeeper.	
K Register	> Set to the	new sequence number	*

Note that the current placekeeper is changed <u>only when</u> the sequence number is changed. It can therefore be used as an ordinary index register <u>while</u> its subprogram is in operation.

4-3.2 THE HOLD BIT

A typical INOUT subprogram is usually written so that it can be interrupted at any time by another subprogram of higher priority. To do this completely, one would have to refrain from using the Arithmetic Unit and the E register. Since this is too severe a restriction, the "hold syllable" or "hold bit" is provided. A hold bit insures that no "break" or interruption will occur following the completion of the held instruction.

A break $\underline{\text{can}}$ $\underline{\text{occur}}$ $\underline{\text{before}}$ a "held TSD", but only when the INOUT unit is unable to handle the data transfer. (This is called "DISMISS and WAIT".)

Since instructions using the E register must nearly always be held, the assembly program automatically inserts the hold syllable. (LDE, ITE, and JPX, JNX.) (JPX and JNX are included because their automatic dismiss is usually not wanted. The hold syllable cancels "dismiss" whether built in (as in TSD, JNX, JPX) or programmed (as in ²⁰SKX, ²⁰IOS, ²⁰JMP)).

4-3.3 START POINTS

To start a subprogram we need only set its placekeeper to the starting place and raise its Flag. If the computer is running, the subprogram will start as soon as it has highest priority among those that are ready.

"Starting" is particularly easy for sequence number zero. Its placekeeper,
"TSP", is set by hand. If the computer is running or in "LIMBO" the STARTOVER pushbutton will suffice. Flag zero will go up and a change of sequence number to #O will
occur as soon as an instruction is performed that has no hold bit (or when a hTSD that
can not be initiated is encountered). CODABO is used when the computer is not
running, or when the user wants to stop all other subprograms and start subprogram
#O only.

A subprogram using sequence number zero has highest priority and therefore can not be interrupted. Sequence number zero is used primarily to start other subprograms. This amounts to setting placekeepers for the others and raising the Flags of those that should start. The following operations are used:

For setting placekeepers: RSX, SKX - i.e., the instructions normally

used to change the X Memory.

For raising Flag "F": 10 SKX_F or IOS_F 50 000

For permanent Drop Out: The dismiss bit (4.8) - a syllable of SKX,

JMP, and IOS only. The built in Dismiss feature of TSD, JNX, and JPX can also be used

for permanent drop out.

Note that the single instruction " 30 SKX $_{\alpha}$ 101" (in sequence zero) would start the subprogram that is at 101 operating under sequence number " $^{\alpha}$ ". (Providing, of course, that $^{\alpha}$ is not zero.) In fact, the 30 SKX $_{\alpha}$ 101 will work from any sequence number other than $^{\alpha}$. (It can not be made to look like "JMP 101".)

4-3.4 DROP OUT - PERMANENT AND TEMPORARY

When a subprogram is finished, it can drop out permanently through the DISMISS syllable (bit 4.8) of IOS, SKX, or JMP. When TSD has <u>initiated</u> an output data transfer or when it has <u>completed</u> an input data transfer the built in dismiss will cause drop out if "hold" was not used. This drop out will be temporary - the INOUT unit will raise the Flag. For input units the Flag is raised when the next datum is ready (e.g., when the next key is pressed or the next line of tape comes up). For output units the Flag is raised when the data transfer is complete and the unit is ready for another (e.g., when the character has been printed, or the paper tape has been punched).

Drop out always lowers the current Flag. It is considered "temporary" if the unit is about to <u>raise</u> the Flag and "permanent" if the Flag will be raised by another subprogram (or if the subprogram is finished for good). Temporary drop out can also occur when a TSD operation is not possible - i.e., when an output unit is still busy

or when there is no datum available from an input unit (e.g., when the next line has not yet arrived). This form of temporary drop out is called "DISMISS and WAIT" and can <u>not</u> be prevented by using the "hold bit". In this case, the TSD that caused the drop out has not been done, the P register is not advanced, and the TSD is done when the subprogram resumes operation.

4-3.5 THE IOS OPERATION - "INOUT SELECT"

The primary functions of IOS are "Connection" and "Disconnection" of INOUT units, and the specification of operating modes. Some units have several modes - for example, the user has the option of punching tape with or without a 7th hole on each line. IOS is also used for raising and lowering Flags and will eventually be used for selecting mag tape drives.

The basic IOS operations are:

IOS_J 20 000 - Disconnect Unit "J" from the computer

 ${
m IOS}_{
m J}$ 3XXXX - Connect Unit J (if not already connected), and set to Mode XXXX

IOS, 40 000 - Lower Flag J

IOS, 50 000 - Raise Flag J

IOS, 60 XXX - Select Unit XXX (Not used yet)

 ${\rm IOS_J}$ 20 000, <u>Disconnect</u>, has no effect on interleaving except that a TSD that tries to initiate a data transfer will not be performed. (A "Dismiss and Wait" will occur - waiting for the unit to be ready to transfer the data. In most cases this amounts to a permanent drop out.)

IOS $_J$ 3XXXX, Connect, has one peculiarity. It will raise Flag J whenever: Unit J is an OUTPUT unit,

and Unit J was not already connected.

When a mode change takes much time, the unit involved will generate a raise flag signal to indicate that the change has been made, and no data transfer will be accepted during the intervening interval. (i.e., the "buffer is busy".)

IOS_J 40 000, LOWER FLAG J, is <u>not</u> equivalent to drop out if J is the current sequence number. The subprogram currently in operation will continue to run until it drops out or until it is interrupted by a unit of higher priority. If such a BREAK occurs, the interrupted subprogram will not resume operation, for Flag J is indeed lowered. If J is <u>not</u> the current sequence number, IOS_J 40 000 prevents

subprogram J from resuming operation until Flag J is raised somehow - (perhaps by unit J or by another subprogram).

 IOS_J 50 000, (and $^{10}SKX_J$) will <u>raise FLAG J</u>, but as before, "J = current sequence" is a special case. Note that:

$$^{\mathrm{SKX}_{\mathrm{J}}}$$
 $^{\mathrm{Y}}$ or $^{\mathrm{30}}_{\mathrm{SKX}_{\mathrm{J}}}$ $^{\mathrm{Y}}$

Will change the P register and therefore be similar to a JMP if J is <u>not</u> the current sequence number. But if J <u>is</u> the current sequence number, no change of sequence number is ordered and the RAISE FLAG cancels the DISMISS. There is effectively no change. (Except that $^{30}\text{SKX}_J$ Y will set X to "Y" but this will be wiped out by the next change of sequence number.)

The Flag of the <u>current sequence</u> is never used. Following each instruction that is <u>not held</u>, control scans the Flags having higher priority but goes no further. It does not consider the current Flag. If the instruction <u>was held</u> no scan is made at all. When a subprogram drops out, <u>all</u> the Flags are scanned until a raised Flag is found. When no Flags are up, and this scanning is taking place, the computer is in "LIMBO". As soon as a Flag is found, a change of Sequence Number (see 4-3.1) takes place and normal operation is resumed.

4-3.6 THE REPORT BIT

A simple IOS has no effect on the E register. If bit 4.4 is set to 1, (a \$^1\$IOS_{J}\$ O for example) the control flip-flops of the chosen unit are copied into E \$\frac{\text{before}}{\text{contain}}\$ the rest of the instruction is performed. Thus, if \$^1\$IOS_{J}\$ 3XXXX is used, E will contain information on the state of affairs \$\frac{\text{before}}{\text{contain}}\$ the mode change. Unused portions of E are cleared.

The standard report is as follows:

Bit	3.1 to 3.6	_	Sequence Number of Reporting Unit
11	2.9	-	Flag
'n	2.8	-	Buffer Status - 1 = not busy
			O = busy
11	2.7	-	Maintenance
33	2.6	-	Connect
11	2.5	-	EIA - Equipment Inability Alarm
11	2.4	-	MISIND - Missed Data Indicator
11	2.3 - 1.1	-	Mode flip-flops - same as in the IOS 3XXXX for most
			units.
11	3.7 - 4.9	-	Special indicators - cleared if not used.

With a few exceptions (41, 42, 55, 75) each INOUT unit has an INOUT Buffer Register (IOB) and a Status FF. STATUS = 1 means it is the computer's turn to use the buffer, STATUS = 0 means that the "BUFFER is BUSY" - i.e., the unit is working on an uncompleted data transfer. The buffers range in size from 6 to 24 bits.

TSD - Transfer Data - means either "copy from IOB, to memory" or "copy memory to IOB," where k is the current sequence number (i.e., contents of the K register). Thus for input units, TSD completes the data transfer and for output units, TSD initiates the data transfer. (For input, the transfer is "unit-to-buffer," then "buffer-to-memory"(via TSD) and for output it is "memory-to-buffer" (via TSD), then "buffer-to-unit".)

Except where TSD is used in ASSEMBLY mode, permutation and activity can be used in the normal manner. There is no sign extension - subword form is ignored. "Inactive" portions of an output buffer are filled with +0. The buffer is considered to be at the far right unless otherwise stated in the unit descriptions.

TSD has two built-in DISMISS features. If the buffer is busy, the TSD can not be performed and drop out occurs whether a hold is used or not. This is called "dismiss and wait" and comes before the P register index point in the control cycle. (P is not advanced.) Once the TSD operation is done, the other built-in DISMISS occurs but this time "hold" is effective. Such a hold is used on input devices to insure use of the new datum as soon as possible and on output devices to utilize the processing time without changing the sequence number. It is possible in either case to use so much time that lower priority subprograms never have time to operate.

If an INOUT unit is <u>not</u> connected, a TSD will find the buffer "busy" and "Dismiss and wait" will occur. If the unit is subsequently connected by another subprogram, the flag of the first will be raised and the TSD will be performed as soon as normal interleaving will allow.

If a TSD is done using sequence number 0, 76, or 77, the specified memory word will be <u>cycled left once</u>. The configuration syllable is not used - the cycle is a full 36 bit operation. Unless a "hold" was used, the automatic dismiss syllable of TSD will take effect. (This is also true for sequence numbers for which there is no INOUT unit as yet.)

Note that for sequence number 75 (Miscellaneous Outputs), TSD $\underline{\text{does}}$ $\underline{\text{not}}$ $\underline{\text{cycle}}$. (It will still dismiss if not "held", however.)

4-3.8 CONTROL LANGUAGE SUMMARY

IOS

 $^{\rm O}{\rm IOS}_{\rm J}$ O - Has no effect except to take time. (But note that $^{\rm l}{\rm IOS}$ is "Report".)

OIOS, 20000 - Disconnect Unit J

 $^{\rm O}{\rm IOS}_{\rm J}$ 3XXXX - Connect Unit J, Set Mode, Raise Flag J if Unit J was a disconnected Output Unit.

 $^{\rm O}_{\rm IOS_{,T}}$ 40000 - Lower Flag J - Not DISMISS, (i.e., will not cause drop out.)

O_{IOS, 50000} - Raise Flag J

SKX

 $^{10}{\rm SKX}_{\rm J}$ N - Raise Flag J, Set ${\rm X}_{\rm J}$ to "N".

 $^{\rm 20}{\rm SKX}_{\rm J}$ N $\,$ - DISMISS, Set ${\rm X}_{\rm J}$ to "N".

 $^{30}\text{SKX}_\text{J}$ N - Both of the above for J \neq k. If J = k, there is no drop out. (k = current sequence number.)

DISMISS


Bit 4.8 for IOS, JMP, SKX (e.g., ²⁰SKX, ²⁰IOS)
"Built in" as part of TSD, JNX, JPX
(Otherwise not available.)

Change of Sequence Number Affects:

Register E → OLD # NEW # CONTENTS OF P

Old Placekeeper -- Contents of Register P
Register K -- New Sequence Number

Register P -- Contents of New Placekeeper X



^{*} Register E is cleared before the report. Therefore, all un-used bits are zero.

4-4 NOTES ON CODING FOR INTERLEAVED OPERATION

If a program uses but one unit there is no need to interleave any subprograms and the entire program can be performed using one sequence number. Even if two or more units are to be used, it is sometimes better to use them one after the other rather than simultaneously. If the above conditions are true, the only pitfall that may be overlooked is premature drop out. Careful use of the dismiss bit and built in dismiss features will prevent this error.

Interleaved operation of subprograms requires sharing the following:

Main Memory
X Memory
F Memory
Arithmetic Element (A,B,C,D, and Overflow FF).

(Listed in order of increasing difficulty)

Main Memory and X Memory must usually be partitioned, except, of course where they are used for common data. The F Memory can usually be set at the start to some "Standard Configurations" and left unchanged. Two approaches to sharing TIME and AE are given below.

4-4.1 BRUTE FORCE HOLDING

Whenever the INOUT units involved are slow enough, or are not free-running (i.e., do not dictate timing) a brute force method may be used. (The Lincoln Writer Printer and the High Speed Punch are two such units.) The lower priority subprograms can use a hold bit on all instructions where a break is intolerable, (assuming a BREAK will change the Arithmetic Element). The only limit is that they can't hold on all instructions. The highest priority subprogram has no problem other than the fact that it must drop out now and then to give the others a chance. If it must wait for a lower unit it can do so by dropping out and relying on the other subprogram for restarting. Synchronization can be automatic only if the high priority loop contains a temporary drop out. The easiest way to obtain a temporary drop out is through regular and, if need be, dummy TSD operations (e.g., non-printing keys on the Typewriter, blank tape on the punch, etc.). Another method would be to use the Interval Timer (Unit #54).

4-4.2 HIGH-LOW-MEDIUM PRIORITY SUBPROGRAMS

The Brute Force Holding method will not work if the timing of one unit requires that it receive attention soon after its Flag comes up. In many cases it is necessary to restrict holding to no more than three consecutive operations. Fortunately, the index memory operations can be used in place of the Arithmetic Element operations for many applications. This means that all but the lowest priority subprograms do not need the Arithmetic Element. The rules for this method are as follows:

For Lowest Priority Subprogram - The only one to use the Arithmetic Element.

a) No more than "n" consecutive holds.* (It should be possible to limit this lowest priority subprogram to holding only on JPX or JNX.) ("Consecutive", here refers to TIME, not storage.)

For Medium Priority Subprograms -

- a) No more than "n" consecutive holds.*
- b) No use of the Arithmetic Element

For Highest Priority -

- a) No use of the Arithmetic Element unless it is saved and restored.
- b) "Hold" should be needed only on JNX, JPX, and TSD. In other places, it has no effect. When used on TSD, care should be taken to insure that some time remains for other units.

^{*&}quot;n" the number of permissable consecutive "holds" is determined by the timing requirements of the highest priority subprogram. "n" = 3 is enough to allow considerable flexibility in the other subprograms.

IN-OUT ALARMS


DESCRIPTION:

This "device" enables operation of an Alarm Subprogram whenever an IN-OUT alarm occurs. FLAG 41 is raised upon EIA (Equipment Inability) or MISAL (Missed Data) for any of the devices listed below. TSD is used to determine the type and source of the alarm.

MODE SELECTION:

	Connects alarm circuitry to central computer. FLAG 41 will
105 ₄₁ 30000	now be raised upon alarms. TSD will now report alarming
3653	conditions. "MISAL" (Alarm) is suppressed. See Note 1 below.

TSD INSTRUCTION:



BUFFER BIT ALLOCATIONS:

Bit	Corresponding Octal Integer	In-Out Alarm		
1.1	001	MISAL - Datrac 50		
1.2	002	MISAL - PETR 52		
1.3	004	MISAL - Mag. Tape 46		
1.4	010	EIA - Mag. Tape 46		
1.5	020	EIA - Camera 60		
1.6	040	EIA - Punch 63		
1.7	100	EIA - Xerox 51		
1.8	200	EIA - Lincoln Wtr. 65,66		
1.9	400	EIA - Lincoln Wtr. 71,72		

- NOTE:
- An unsupressed "MISAL" will stop the computer. The two forms of supression, program and manual, are independent - both must be off to remove the supression. Programmed supression does not light the yellow console light, but the red light and gong still work.
- 2. EIA "Equipment Inability Alarm" does not stop the computer but it may ring a buzzer or stop the unit involved.
- 3. If an additional alarm is generated before the first has been cleared, IOB, will be set but FLAG 41 will not be raised. TSD can be used again to see if this has occurred. Note that an IOS 30000 following IOS 20000 will raise FLAGS 60, 63 and 51, but not FLAGS 50 or 52. FLAG 46 is a special case. TSD should be used before disconnecting the offending unit for it can not report conditions of units that are not connected.

TRAP

The TRAP circuits can be set to raise FLAG 42 (thereby starting a special subprogram) whenever a metabit is encountered in the operation of other subprograms. FLAG 42 can also be raised on change of sequence number or upon a signal from the TX-2 Sync System. The circuits can also set metabits. Since metabits can be encountered in 3 basic ways, there are several TRAP modes. See below. TSD is not used (but retains its cycle left and dismiss features). Combined modes are allowed. For example, IOS42 30007 will set to trap on all metabits encountered, whether by instruction, defer cycle, or operand.

MODES

(Programmed) (All Pushbuttons OFF.)

(Frogrammed)	(ALL Pushbuttons OFF.)	
105 ₄₂ 20000 or 105 ₄₂ 30000	Clear	Clears Mode Selection
105 ₄₂ 30001	Trap on Marked Instruction	FLAG 42 is raised before the end of the marked instruction.
105 ₄₂ 30002	Trap on Deferred Address	FLAG 42 is raised before the end of the instruction using a marked deferred address.
105 ₄₂ 30004	Trap on Operand	FIAG 42 is raised after a delay of one to several instructions, depending on overlap conditions.
105 ₄₂ 30010	Trap on Change Sequence	FLAG 42 is raised during change sequence cycle if new Place Keeper (index register) is marked (2.9 = 1). The "new" (marked) sequence number goes into quarter 3 of the E Register, and the "old" into quarter 4. There is no trap when leaving number 42.

The three "set metabits" modes below are partly manual in that the "set metabits" pushbutton switch on the console must be "ON". These modes do not raise FLAG 42.

105 ₄₂ 30100	Set Metabits of Instructions	Sets metabit of all instructions performed.
10542 30200	Set Metabits of Deferred Addresses	Sets metabit of all <u>deferred</u> <u>addresses</u> used.
10542 30400	Set Metabits of Operands	Sets metabit of all operands used.

MANUAL MODE: (Trap on Sync System Signal)

FLAG 42 can be raised by a signal from the Sync System. The requirements are:

- 1. "Sync 1" and "Sync 2" pushbutton switches should be OFF.
- 2. The "Sync to Trap" pushbutton switch should be "ON". While it is "ON" all other trapping modes are not effective. Setting modes still work. When "Sync to Trap" is turned "OFF", the original mode is reinstated.
- 3. "Gate 1 to Sync Jacks" pushbutton switch should be \underline{ON} . (This is located on the Sync System Panel.)


MISCELLANEOUS INPUTS

Nine one-bit independent input channels - each with a BCN jack and an ON-OFF toggle switch are provided. A standard TX-2 transition from -3V to ground will set the chosen buffer digit and raise FLAG 47. The buffer is cleared upon copying into memory via TSD. Two Schmidt Triggers with filters are provided on the panel itself, and a 3 channel pushbutton pulse generator is also available as a separate, movable unit.


MODE SELECTION

10547 30000	This allows inputs to raise FLAG 47
	It does nothing else.

TSD



MANUAL CONTROLS:



- Notes: 1. The input signal must be a "Standard TX-2 Transition" (i.e. from -3 volts to ground with a rise time less than 0.2 microseconds).
 - 2. The Schmidt triggers are completely independent of the rest of the circuitry and must be cabled to the channel desired. The input to the Schmidt trigger must be a smooth transition from ground to -3 volts. Since the normal open circuit voltage is about -3 volts, a sine wave of about 5 volts RMS, or an opening switch contact can be used. The filter should be used with the switch contact input or with any other noisy source. The Schmidt trigger inverts the input signal producing a standard TX-2 Input Transition as its output. (The circuit switches at -0.9 volts going down and at about -2.2 volts going up. The rise and fall time is about 0.15 microseconds.)

DATRAC - Analog to Digital Numerical Input

The DATRAC is an analog to digital converter made by Epsco, Inc. It provides numerical samples of a continuous electric signal. A measurement or sample is started upon receipt of a "trigger pulse" from the computer or from an external source. (Such as the Interval Timer - See No. 54.) Pertinent parameters are as follows: (and see notes below.)

Maximum Sampling Rate:

27 Kilocycles (37 usec per sample)

Measuring Time (Trigger to Raise Flag): 22 usec.

Nominal Input Signal:

-1 volt to +1 volt (can be set to ±10 volt

or -100 volt behind the panel.)

Output

Signed 18 bit Ones Complement Fraction


OPERATIONS

IOS ₅₀ 30000	CONNECT	IOS ₅₀ 30000 permits FLAG 50 to be raised and sends a trigger pulse to the datrac control panel, (where it may be switched to the DATRAC, or not as desired by the user.)
TSD T _j α OR ^α TSD T _j	T _j IOB _{so}	TSD copies an 18 bit signed ones complement fraction into T _j along permuted pathways if so specified. The reliable precision is, however, only 8 to 11 bits - (at the left end). There is no sign extension in T _j . TSD also sends a trigger to the DATRAC control panel (where it may be switched to the DATRAC or not as desired.)

- NOTE: 1. Do not trigger the Datrac more often than at 37 usec intervals. It is possible to damage the circuits.
 - 2. TSD copies the measurement taken at the time of the last trigger.
 - 3. A MISAL is created when a trigger arrives at the Datrac <u>before</u> the previous sample has been transferred to the computer via TSD. (See IN-OUT #41.)

MANUAL CONTROLS:

DATRAC Control Panel



XEROX PRINTER

The XEROX is an electrostatic, high speed (960 lines per minute) printer. It is basically a charactron display with automatic continuous xerographic recording. Through electronic compensation, the display area or frame is held "stationary" for about 45 milliseconds, and then moved down about 0.1 inch to catch up with the paper. The programmer must specify the x,y position as well as the code number for each character to be printed.

OPERATIONS

IOS	30000	CONNECT	"Connect" turns on the xerographic recording apparatus and raises FLAG 51 when the equipment is ready. (Warm up time is about 5 seconds.)
IOS	30010	FRAME SYNC	If the unit is not connected, "Frame Sync" will "connect" it. FLAG 51 is raised at the start of the next Frame period. (Frame period is 45 milliseconds.)
SD T _j ∥α OR TSD T _j	1	T _j	TSD causes one character to be printed. Since TSD takes about 750 usec, only 60 characters can be printed within one FRAME interval. See diagram below for Xerox buffer layout.

BUFFER LAYOUT



X Position

Y Position Character Code

Notes:

- 1. The "Frame Area" is a rectangle approximately 5 by 1 1/4 inches.
- 2. The "Origin" is at the left end, centered vertically.
- 3. The X position is given by a 9 bit positive integer. (000 to 777_8)
- 4. The Y position is given by a 6 bit ones-complement signed numeral. (-37 to $+37_8$)
- 5. The First TSD starts the paper motion. The paper will continue to move until 15 seconds after the last TSD or until 15 seconds after the Xerox is disconnected via $\rm IOS_{51}20000$.
- 6. A TSD that must start up the paper drive is unpredictable due to noise generated by the paper mechanism. The safe procedure is to print one or two "blank" characters (e.g. code 100) and an extra Frame Sync (IOS₅₁30010) to ensure that the paper is moving smoothly when the data is displayed.

Numerical Parameters:

Frame Interval - 45 milliseconds (approximately)

Frame Reset Interval - 2 milliseconds
Character Print Time - 750 microseconds

Frame Size - 1 1/4 inches high by 5 inches wide
Character Size - Nominally 3/32 high by 1/16 wide

Paper Speed - 2 inches per second

Calculated Parameters:

Characters per line 6

60

Vertical deflection

.02 inches per unit
.01 inches per unit

Horizontal deflection Frame spacing

.094 inches


Lines per inch

10.65

Suggested X increment -

8 units

MANUAL CONTROLS



Low paper buzzer alarm


Note: "Low Paper" alarm causes an EIA indication and can raise FLAG 41 if IO alarm circuits are "connected". See IN-OUT Unit 41.

XEROX PRINTER CHARACTER CODES


CHARACTER	OCTAL CODE	CHARACTER	OCTAL CODE
Α	154	, ,	122 (107)
В	142	h	324 (034)
С	361 (056)(071)(346)	n	323 (033)
D	352	Þ	024
E	313 (043)	q	111
F	344 (054)	*	112
G	302 (012)	10	173
Н	3 5 4	×	174
I	172 (157)	y	163
J	144	z	164
K	143	α	310 (040)
L	332 (047)(062)(317)	В	311 (041)
М	360 (055)(070)(345)	γ	333 (063)
N	370 (355)	Δ	203
0	3 5 3	•	334 (064)
P	312 (042)	λ	023
Q	160 (145)	1	001
R	371 (356)	2	002
S	322 (017)(032)(307)	3	003
т	153	4	004
U	362 (057)(072)(347)	5	020 (005)
V	152	6	021 (006)
W	343 (053)	7	022 (007)
X	161 (146)	8	300 (010)
Y	342 (052)	9	301 (011)
Z	162 (147)	0 (ZERO)	000
h	132 (117)	?	202
4	133	, (COMMA)	204
<	220 (205)	n	120 (105)
>	221 (206)	5	121 (106)
(PERIOD)	222 (207)	×	113
+	351	O (CIRCLE)	714 (444)
-	372 (357)	~	373
v	340 (050)	^	341 (051)
•	363 (073)	#	364 (074)
1	730 (445)(460)(715)	I I	731 (446)(461)(716)
Σ }	703 (413)		704 (414)
}	720 (415)(430)(705)	{	721 (416)(431)(706)
	150	→	151
_	570 (555)	=	571 (556)
(140)	141
=	114		130 (115)
/	131 (116)	*	102
U	103	c	104

Note: Bit 1.9 of the Xerox Character Code is a "size control bit". "1" means large, and "0" means small. The codes are given above with the "proper" size.

MANUAL CONTROLS



TAPE DIAGRAMS



INTERVAL TIMER

The INTERVAL TIMER is essentially a counter that passes every nth pulse of a pulse oscillator (the "End Carry Pulse"). The basic counting rate, timed interval, start time, and stop time are controllable. The output, a string of accurately spaced pulses, can be used to raise FLAG 54, and (or) to trigger an external device (such as the DATRAC for example). Control is partly manual, partly by program.

OPERATIONS

108 ₅₄ 30000	STOP COUNTER (and Connect)*	STOPS the counter and hence the output string. The count for the interval will now be reset repeatedly from the buffer (at the counting rate). (Counting rate is selected manually.)
105 ₅₄ 30100	START COUNTER (and Connect)*	STARTS the counter. The pulse string will start after one counted interval and will continue until it is stopped. In this mode, the string is available only at the "EC OUTPUT" jack on the console.
108 ₅₄ 30200	SET TO RAISE FLAG 54 (and Connect)*	CONNECTS output string to raise FLAG 54 at the end of each timed interval. This mode is used when the interval timer is to be started by hand or by an external trigger.
105 ₅₄ 30300	START and RAISE FLAG (and Connect)*	This is a combination of the two operations just above. The first output pulse and raising of FLAG 54 come after one interval as specified by the Buffer. (The buffer can be set manually from toggles, or by a TSD in the program.)

^{*}All ${\rm IOS}_{5l_4}$ 30000 instructions "connect" the unit if it is not already connected.

- Notes: 1. The buffer is "busy" during "end carry time" i.e. when it is in use. For 10 kc., 100 kc., and "Ext. Osc." this is equivalent to the basic counting interval. For 1 mc., the buffer is "busy" during the last 16 counts. If the reset value is less than 16, the counter must be stopped before the buffer can be changed.
 - 2. Any change in the buffer becomes effective only at the end of the current interval unless the change is made with the counter stopped.
 - 3. Manual control overrides program control.

(((

SCOPE DISPLAY


The "scope" is a cartesian coordinate, high speed (20 to 80 usec) display with 10 bit precision in (x, y), controllable intensity (4 levels), and a phosphor persistancy of about 2 seconds. Each point must be specified separately and the display must be repeated endlessly if it is to be viewed rather than photographed. A camera mount, several cameras, and a film index instruction are provided. The usable display area is 7 by 7 inches.

OPERATIONS

105 ₆₀ 30000	SELECT SCOPE (CONNECT)	If the scope is <u>unselected</u> , FLAG 60 is raised. This instruction gives lowest intensity and a centered origin. See other IOS ₆₀ 30000 type operations below.
105 ₆₀ 30000 105 ₆₀ 30010 105 ₆₀ 30020 105 ₆₀ 30030	SELECT SCOPE and set INTENSITY	The scope "intensity" is controlled by the duration of the spot rather than beam intensity. 30000 - Low - 10 µsec. 30010 - Med. Low - 20 µsec. 30020 - Med. High - 40 µsec. 30030 - High - 80 µsec.
10S ₆₀ 30000 10S ₆₀ 30100 10S ₆₀ 30200 10S ₆₀ 30300	SELECT SCOPE and set ORIGIN LOCATION	The origin can be at the center, at the left or bottom edge, or at the lower left corner. 30000 - Center
108 ₆₀ 30004	INDEX FILM	The IO3 is busy until the return signal comes back from the camera. The return signal also raises FLAG 60.

NOTE: The IOS 60 30004 (Index Film) instruction causes an "EIA" (Equipment Inability Alarm) when the film supply in the camera magazine is low. This raises flag 41 if unit 41 is connected, lights the "End of Film" light, and rings a buzzer. (See next page.) It does not stop the computer. The scope and camera can still be used until the film runs out completely. When there is no film at all, the return signal that frees the buffer is not generated, TSD operations find the buffer "busy", and "Dismiss and Wait" occurs.

SCOPE DISPLAY




TSD copies from T_j to the scope buffer. The 10 bit coordinates are interpreted as signed ones complement numerals. Therefore, there are two zeros - plus zero (all zeros) and minus zero (all ones). Moved origin modes are realized by automatic complementing of the appropriate sign bit. Thus +0 = -0 in centered origin mode, and 0777(8) = 1000(8) in moved modes. Permutation and activity may be used.

NOTES


1. In most cases it is easier to use 9 bit arithmetic. In 18 bit arithmetic, one can use "Fractions" and sense end carry by the SKM instruction, or one can use "integers" and sense overflow the same way. In the latter case, one must cycle or scale to the left so that the 10 bits will be in the buffer position.

MANUAL CONTROLS



On-Off Pushbuttons - Display power comes on after a 65 second delay. It is best for it to be brought on while the computer is stopped, for it often causes a spurious raise flag signal.

For best resolution, it is necessary to wait about 20 minutes for the circuits to reach thermal equilibrium.



Camera Inversion Switch - "Toward the wire" is "Normal". "Away", gives a vertically inverted display to compensate for the mirror inversion in the camera mount.

-End of Film Light

End of Film Acknowledgement Pushbutton This button will stop the alarm buzzer, but does not clear the EIA flip-flop. (See In-Out #41.)

Manual Film Index - Moves the film one frame.

RANDOM NUMBER GENERATOR

The Random Number Generator assembles a 9 bit number "at random" from a radioactive Cesium Source. The average time required is 57.6 usec - minimum time 28.8 usec.

OPERATIONS

108 ₆₁ 30000	SELECT AND TRIGGER	The select operation also triggers the generation of a random number. FLAG 61 is raised as soon as the number is ready.
TSD T _j	T 10P 61	TSD copies the generated number into T; (Permutation is allowed, and quarter one must be active.) TSD also triggers the generation of the next number. FLAG 61 will be raised when it is ready.

MANUAL CONTROLS



On-Off Pushbuttons - There is a 60 second warm-up delay. Note: The Random Number Generator should be left OFF when not in use.

Note: The meters should read about half scale. They are used for maintenance purposes only. The maintenance switch is inside the box above the control panel.


PAPER TAPE PUNCH

The PUNCH is the counterpart unit to the PETR. It is a line-by-line device and can be programmed to punch at speeds up to 180 lines per second. A TSD must be given for each line. Four modes are defined below.


OPERATIONS

10563 30000	NORMAL NO 7 th	Sets to punch 6 channels - no 7 th hole (used for blank tape, end marks, and visual pattern punching.)
10563 30004	NORMAL WITH 7 th	Sets for 6 channels with automatic 7 th hole punch on each line. (Used for tapes to be listed on off line Lincoln Writers.)
105 ₆₃ 30002	ASSEMBLY NO 7 th	Sets for splayed punching - Six TSD instructions punchout a 36 bit computer word.
10s ₆₃ 30006	ASSEMBLY WITH 7 th	Sets for splayed punching with automatic 7 th hole. Used primarily for Binary Output.


NOTE: All the above IOS_{63} 30000 instructions "CONNECT" (SELECT) the punch and raise FLAG 63 if (and only if) the PUNCH was unconnected prior to the instruction.



MANUAL CONTROLS:



TAPE DIAGRAM:



LINCOLN WRITER

NOTE: Two Lincoln Writers can be ON LINE at once - "65, 66" or "71, 72"

REFERENCE: Group Report 51-8 (6 October 1959)

DESCRIPTION:

The Lincoln Writer Input consists of a double keyboard with automatic case change and a Soroban mechanical tape reader. They are interlocked so that only one can be used at a time - the keyboard is inactive while the reader is running. The Output is an IBM electric typewriter and a Friden paper tape punch.

Manual controls on the Lincoln Writer permit on-line or off-line use and seemingly both at once. The simplest connection for coding is "pure on-line" i.e., keyboard and reader connected to the computer alone - not to punch or writer.

In this "pure on-line"mode, there are no timing considerations that can cause trouble. TSD operations can be written without regard to the elapsed time between them. The only complication that must be remembered is that "carriage return" resets the keyboard to "lower case" and "normal script" without transmitting any case or script code.

Note also that a "carriage return" sent to the <u>writer</u> via TSD using Sequence # 66 or 72 will also affect the <u>KEYBOARD'S</u> automatic case memory in same manner. The Lincoln Writer input is <u>not</u> completely independent of its output! The situation becomes more complex when the keyboard is connected to writer and/or punch as well. These complex cases are to be discussed later in a supplement.

Automatic case codes are generated whenever the user changes from one keyboard to another. The key will remain locked down until two TSD operations have been performed - the first to accept the case code and the second for the character itself.

TX-2 LINCOLN WRITER CODES

00	0 =	40	Qα
01	1 ∑	41	RΔ
02	2	42	S P
03	3	43	T €
04	4 /	44	U h
05	5 ×	45	c V
06	6 #	46	W B
07	7 →	47	X ^
10	8 <	50	Yλ
11	9 >	51	z ~
12		52	({
13	0 🛮	53) }
14	READ IN	54	+ =
15	BEGIN	55	- =
16	NO	56	, '
17	YES	57	. *
20	A =	60	CAR RETURN
21	ВС	61	TAB
22	C v	62	BACK SPACE
23	D •	63	COLOR BLACK
24	E Y	64	SUPER
25	F t	6 5	NORMAL
26	G 10°	66	SUB
27	H *	67	COLOR RED
30	I 4	70	SPACE
3 1	Jy	71	WORD EXAM
3 2	K z	72	LINE FEED DOWN
33	L ?	73	LINE FEED UP
3 4	M U	74	LOWER CASE
3 5	N n	75	UPPER CASE
36	0 #	76	STOP
37	P h	77	NULLIFY

KEYBOARD

OPERATIONS:

IOS ₆₅ 30000 (IOS ₇₁ 30000 for other unit)	CONNECT KEYBOARD	This instruction selects the keyboard. Pressing a key will now raise FLAG 65 (or 71) if the keyboard is connected to the computer through the Lincoln Writer manual controls.
TSD Τ, α	т,	TSD copies the code number of the depressed key into T _j . Permutation may be used, quarter one must be

active. The key is released after the copy. If an automatic code for case change (75 to UPPER, 74 to LOWER) was generated, the key will be released by

MANUAL CONTROLS

1. The <u>reader</u> must be started by hand via the "start reader" pushbutton. It will then read the line at the read station, advance one line, and wait for the datum to be accepted (presumably via TSD). The <u>keyboard</u> is inactivated while the reader is on. "STOP Reader" will re-activate the keyboard Maximum speed is 19 lines/sec and if the keyboard is connected to the computer alone, it can be programmed to run as slowly as desired.


the second TSD.

- 2. Other manual controls are more or less self-explanatory and are well covered in Group Report 51-8.
- 3. Only the six bits (1.1 1.6) corresponding to the buffer are changed by TSD.

TYPEWRITER OUTPUT

OPERATIONS

10S ₆₆ 30000	SELECT	This operation selects the output of the
(Unit 1)	(CONNECT)	Lincoln Writer - Typewriter and/or Punch.
105 ₇₂ 30000		FLAG 66 (or 72) is raised if (and only if)
(Unit 2)		the unit was unselected prior to the
		instruction.



TSD copies 6 bits from T_j to the Lincoln Writer, where it is printed and/or punched depending on manual controls. The Buffer remains busy until the printing or punching is over and at that time FLAG 66 (or 72) is raised Permutation may be used and quarter one should be active.

MANUAL CONTROL

- 1. See Group Report 51-8 for details.
- 2. "Computer Output" should be switched to "Punch" and/or "Writer".
- NOTES: 1. Carriage Return (Code #60) not only returns the carriage and advances the paper, but it also resets the Lincoln Writer to Lowercase and Normal Script. The Keyboard case relay is changed too. (In this respect, the keyboard and writer are <u>not</u> independent devices.)
 - 2. Certain character codes (14,15,16,17,71,76,77) do not print. (They are labeled on the keyboard as "WORD EXAM", "READ IN", etc.) When such a code is sent to the WRITER, it is accepted, and takes about the same time as a regular character, but nothing is printed.

7 (80

MISCELLANEOUS OUTPUTS


Nine one-bit computer controlled relay contacts with G.R. Terminals are provided. Channel No. 9 has an high speed output as well. The nine bit word can be shifted left (ring or open) under manual control at a 500 KC rate if only high speed output is required or at 500 cycles per second if the relay contacts are to be sensed. TSD is not used. (It will not cycle the memory word, but it will DISMISS if no "hold" is used, and it will change E as if it were a OLDE operation.)

OPERATIONS

IOS ₇₅	30 000	Clear	The nine output channels are set to correspond
"	001	SET 1.1	to quarter 1 (the righthand nine bits) of the
11	002	" 1.2	instruction. IOS, 30000 therefore clears all
11	004	" 1.3	nine - IOS ₇₅ 30777 sets all nine.
11	010	" 1.4	12
11	020	" 1.5	There is no raise flag indication. It may be
11	040	" 1.6	assumed that the relay has changed after 2 milli-
11	100	" 1.7	seconds. The high speed output "MOM-9" will change
11	200	" 1.8	before the instruction is over.*
11	400	" 1.9	

*Note: Changing bit 1.9 from "1" to "0" produces a standard TX-2 IN-OUT transition (-3 V to ground) at "MOM-9". Going from "0" to "1" produces a similar transition from ground to -3. The rise-fall time for these transitions is less than 0.2 microseconds.

MANUAL CONTROLS



RELAY CONTACTS

MISC. OUTPUT 2 of 2

C. P. Clare High Speed Relay - HGS - 1009 - Make before break.

Up to 1/4 amp non-inductive load.

Up to 1 amp reactive load with suppressor only. (Plug-in suppressors are available.) Cycle rate approximately 500 cycles - 2 millisec. period.

SHIFT CONTROL

- 1. Ring Shift Left
- 2. Open End Shift Left (all nine, 1.9 is not a sign bit.)
- 3. No shift

SHIFT INPUT SELECTOR

The shift rate is determined by the external shift input which may be a sinewave or a pulse train. The shift input selector is a toggle switch which should be thrown toward the source used - up for "SINE", down for "PULSE".

SINE WAVE INPUT

A 15V RMS sine wave is required (e.g. GR Oscillator 1304). Maximum rate 500 KC for High Speed ("MOM-9") output, 500 cycles for relay output. Each cycle produces a one bit shift if "SHIFT CONTROL" is in position 1 or 2.

PULSE SHIFT INPUT

A standard TX-2 Inout Transition (-3 to Gnd) is required. It gives a one bit shift if "SHIFT CONTROL" is in position 1 or 2. Maximum rate: 500 KC for High Speed Output (MOM-9), 500 cycles for relay output. "MOM-9" should NOT be used to trigger the shift, for it may not change bit 1.9 or 1.1. (It would shift the others reliably.)

NOTE:

 The shift and pushbutton inputs are not interlocked and can interfere with programmed use. Miscellaneous inputs can be used to synchronize the program and the shift input in use.

TX-2 HANDBOOK

CHAPTER 5

LIGHTS AND BUTTONS

TABLE OF CONTENTS

5-1	Computer	Room Layout
	5-1.1	Frame Contents - Floor Plan (Fig. 5-1) 5-2
	5-1.2	Power On-Off Procedures (Fig. 5-2) 5-3
	5-1.3	Power Alarms - Breakers (Fig. 5-3) 5-3
	5-1.4	Air Conditioning
5-2	Console :	Indicator Lights (Fig. 5-4)
	5-2.1	Primary Indicators
		(A, B, C, D, E, K, P & N, Q & M, N, & X, FA & F)
	5-2.2	Alarms (Fig. 5-5)
	5-2.3	IN-OUT Indicators (Fig. 5-6)
5-3	Console 1	Pushbuttons (Fig. 5-5)
	5-3-1	Condition Buttons: (With Lights - "Out" is normal) 5-16
		Suppress Memory - U, T, S
		No Overlap
		Stop Conditions
		Pasofa - (Preset and Start over from Alarm)
		Auto Start
		Low Speed Repeat
		Low Speed Pushbutton
		Remote TSP
		Suppress Chime
	5-3-2	Action Buttons (Fig. 5-5)
		Stop
		Preset
		Clear Alarms, Clear Real Time Clock
		Calaco (Clear Alarms and Continue)
		Codabo (Count Down and Blast Off)
	5-3-4	Miscellaneous Console Items
		Audio Control (Fig. 5-8)
		Knob Register - 377620
		External Register - 377621
5-4	TX-2 Synd	c System (Fig. 5-9)
5-5	Miscellar	neous Conventions
	5-5-1	Paper Tape Read-in Programs
	5-5.2	Paper Tape Read-in Programs - Listings 5-26
	5-5-3	Tape Preparation




Fig. 5-1, TX-2 Floor Plan - March 1963

5-1.1 Frame Contents - Floor Plan

- F1 Console See Figure 5-3, 5-4, 5-5, 5-6, 5-7, 5-8, 5-9
- F2 Main Frame
 - B Arithmetic Element, and E Register
 - C Control, X Memory, P, Q, M, and N Registers
 - D Sequence Control, Thin Film Memory
 - E U and T Memories
 - F IN-OUT Switch
- F3 S Memory Register Selection Circuits
- F4 S Memory Stack
- F5 S Memory Digit Plane Drivers and Sense Amplifiers
- F6 TX-2 Mag Tape Drivers and Timing Track Writing Equipment
- F7 IBM Tape Control, TX-2 Tape Control, Plotter Control, TX-2 Power
- F8 Lincoln Writer Controls, $\alpha\beta$ Clock, Display Box, Misc. Inputs Box, Speech Filters
- F9 Plugboards, Datrac, Interval Timer, Misc. Input, Misc. Output, Ampex Mag Tape

5-1.2 Power ON-OFF Procedures




Fig. 5-2 - Power Panel (in the Power Room)

Power On:

Hold the button in until the warning horn stops. The computer will be "ready" in about 1 1/2 minutes. Run "clear memory" once or twice with parity alarms suppressed. Un-suppress the alarms. the computer should be ready for use. Log the time. (Fig. 5-3) Turn on the Lincoln Writer(s), and the IBM Tape Units. (They have their own power switches.)

Power Off:

Be sure TX-2 tape is at "MAT 0000", before pushing "OFF" button. Log the time. (Fig. 5-3) Turn off the Lincoln Writer(s), and IBM Tape Units.

5-1.3 Power Alarms - Breakers




Fig. 5-3 - Maintenance Console

The circuit breakers are located at the top of each frame. When a breaker "lets go", a horn sounds and a light comes on at the breaker panel and at the power panel on the console. The accepted procedure is as follows:

Frame:	What to do:	If that fails:
S, T or U Memory : F2, 3, 4, or 5	a) Dump Power b) Reset the breaker c) Bring Power On	Call for help.
Computer Frames:	Reset Breaker	Call for help.
IN-OUT Equipment	Reset Breaker	Call for help - Set Maintenance Switch on Breaker Panel and do not use failing unit.

In any event, log the incident stating the time it occurred, which breaker it was, and what was done.

5-1.4 Air Conditioning

There is a room temperature thermometer on the column at frame 9. It usually reads about $70^{\circ}F$. There are two thermometers for the S Memory Stack. One is behind the stack, the other is in the power room. The power room meters should read as follows: (They are to the left as you enter from the computer room.)

	NORMAL	CALL for HELP	DUMP POWER
Memory Stack	60 - 70	72 or more	75 or more
"MIXED AIR"	48 - 58	75 or more	80 or more





Fig. 5-4, - Console Indicator Panel

5-2.1 Primary Indicators

The indicator lights for the central machine registers are arranged to be read easily in OCTAL by grouping the binary indicators in columns of 3 lights each. - The least significant bit at the bottom. For example:



Filament bulbs are used and therefore vary in light output while the computer is running. (Note also that the bulbs will occasionally burn out and give an erroneous indication.)

The table below summarizes the information given by the lights,

Registers A, B, C, D, E, K

These indicators always show the contents of the associated flip-flop registers. (K shows the sequence number last used. - See Chapter 4.) They are not affected by alarms or pushbuttons. The overflow indicators are just above A.

PK Indicators

 $^{PK}_{\alpha}$ and $^{PK}_{\beta}$ are of interest for the most part to the Technicians. They show the $^{PK}_{1}$ $^{PK}_{2}$, and $^{PK}_{3}$ timing levels. $^{PK}_{h}$, $^{PK}_{cf}$, and $^{PK}_{op}$ show the hold bit, configuration bits, and Operation Code of the instruction whose read out cycle is in progress.

QK Indicators

 QK_{Cf} and QK_{β} show the QK timing levels. QK_{Cf} and QK_{Op} show the configuration read from F Memory and the last operation that required a data reference. QK_{Cf} is also used to remember the original Index Register Number on deferred address cycles. (The original Index Register is used last.)

AK Indicators

 ${}^{AK}_{CC}$ and ${}^{AK}_{D}$ show the AK timing levels. (There is an indicator for each level. ${}^{AK}_{CC}$ and ${}^{AK}_{OD}$ show the configuration (minus permutation) Operation Code of the last Arithmetic Operation.

ASK - The Arithmetic Step Counter

ASK is used to count steps for Arithmetic Operations such as Multiply, Tally, and Divide which are different for different word lengths.

XWK - The X Memory Counter

XWK sets the timing levels for the writing of the Index Registers.

CSK - The Change Sequence Counter

CSK sets the timing levels for a Change of Sequence (CSK > 10(octal) are the steps that indicates LIMBO.)

Memory Indicators - Interlocks

Most of these are not of interest to programmers. The $PI_1 PI_2$, PI_3 , PI_5 , and DFA are of use in interpreting N (see page 5-10). PI_2 indicates a defer cycle is in progress. DFA indicates completion of a defer cycle.

START-STOP Control - SPR, Start Point Register

The left half of this indicator shows the start-stop interlocks and is of interest mainly to Technicians. The right half is the Start Point Register. It is set by the RESET, STARTOVER, and CODABO pushbuttons and is used to set the P register when a change to sequence zero is performed. (See PK2 in the table below.)

Registers P and N

P and N are the selector and buffer for readout of instructions from STUV Memory.

P is also called the "Central Program Counter" and N the "Instruction Register".

At the start of any instruction, they are, of course, compatible - P gives the address of the contents of N. As the instruction is performed, both are changed.

The extent of such change depends on when, in the cycle, the computer was stopped.

There are two indicators to help interpret P. Their use is given below:

Indicators			
"POD"	"P+1"	Contents of P	
0	0	P gives the address of the last instruction read out of STUV Memory. (It may have been changed in N - see PK2 in table on page 5-9.)	
0	1	P has been indexed, but not yet used for read out. It gives the address of the next instruction.	
1	Ö	"PmoDified" - P has been changed radically and probably bears no relation to N. (As by a jump, skip, or sequence change.)	
1	1	This situation should not occur. Take a picture of it.	

The interpretation of the N register depends upon the type of operation being performed, and how far the computer has gone before stopping. Instructions require from one to five basic cycles. The first cycles for one instruction can be overlapped with the final cycles of the previous instruction and it is therefore possible for two cycles to be running at the same time. The stop system (stop button, sync system, and slow speed control) is synchronized so that once a cycle has started, it <u>must</u> proceed to completion. There are indicators that tell what cycle is next, but one must exercise ingenuity to determine which one has just finished. The basic cycles are abbreviated as follows:

PK ₁	-	Instruction Readout Cycle
(PKAK)	-	(Used by AOP instruction - Instruction Readout followed by Arithmetic Cycle)
PK ₂	7.	Intermediate Address Cycle (Deferred Addressing)
PK ₃	-	Final Address Cycle (Deferred Addressing)
Q_{K}	-	Data Reference Cycle
QKAK	-	Data Reference followed by Arithmetic Operation Cycle. They are inseparable, but another QK could start before the AK part is over.
CSK		Change Sequence Cycle.

In practice, their order of occurrence depends on the operations being performed and on overlap conditions. The table below shows the cycles for the three basic types of computer operations.

Туре	Op Code (See Chart 7-3)		Cycles Required
1	0 - 7	(Jumps and IOS)	PK
1	44, 46, 4,	With deferred address	PK ₁ , PK ₂ , PK ₃
10 - 57 (but not 44, 46, 47)	100000	(Non AE, Non Jump)	PK ₁ , QK
	With deferred address	PK_1 , PK_2 , PK_3 , QK	
3	(2. 77	(AE operations)	PK ₁ , QKAK
	60 - 77	With deferred address	PK ₁ , PK ₂ , PK ₃ , QKAK

The CSK cycle can occur only at the end of an instruction - i.e., only after PK_1 , PK_3 , QK, or QKAK - never between PK_1 and PK_2 , nor between PK_2 and PK_3 .

The effect of these cycles on N is as follows:

Cycle	Effect on N
PK ₁	This is the initial instruction readout. N will contain the instruction located at the address indicated by P. EXCEPT when the operation is JNX or JPX (codes 6 and 7), for on these two operations the right half of N is used for the sign extended index increment (18 bits). (BUT if the JNX or JPX is deferred, the increment is not added until PK3 so N is not changed during PK1.
PK ₂	The intermediate deferred address cycle (PK ₂) is always followed by PK ₃ . The intermediate address is read out into N using Q as the selector. All 36 bits of N are changed, but the <u>initial</u> index register number was saved (in QKIR _{CF}) to be used last (in the PK ₃ cycle). After a PK ₂ cycle, N contains the contents of the memory register given by Q. Bit 2.9 of Q will be 1 due to the defer bit.
FK ₃	The final deferred address cycle does not do a memory readout. It is known as the "Ultimate Cycle". DFA will be set to 1. N is further changed by adding in the index contents to get the final address. Then the original N _j bits are restored and the instruction continues. The rest of N is cleared.
ΘK	The QK cycle of all index memory operations and SKM (all op codes 10-17) clears the right half of N. For RSX, EXX, AUX, and ADX it is subsequently set from the right half of E which was in turn set from memory and may have sign extension. ADX puts the augend from memory there. The next PK cycle can not be overlapped with the QK cycle of these operations.
QKAK	QKAK does not change N
CSK	The change sequence cycle always changes N_j to the old sequence number. If the new number is zero, the right half of N is set to the contents of SPR (Start Point Register). The rest of N is not changed by CSK. CSK must be followed by PK_1 .

"Control" does not really care about what has been done. It is interested only in what it is allowed to do. Once it has started a cycle, it goes merrily on to completion, but before starting one, it must get past a number of interlocks, one of which is the start-stop system. We can therefore tell what cycle is about to start and with that information, together with a program manuscript, the P register, and the P + 1 and POD indicators, we should be able to deduce where it stopped, and therefore what is in N. The conditions for starting are foretold by indicators PI₁, PI₂, PI₃, PI₅, and DFA as follows:

"Interlock Indicators"		Next Cycle	Stopped			
PI ₁	PI ₂	PI ₃	PI ₅	DFA	is	After
0	.0	0	0	Х	PK ₁	?
0	1	0	1	0	PK ₂	PK ₁
0	1	0	0	0	PK ₃	PK ₂
0	0	0	0	1	PKl	PK3 or QK, CSM
0	0	1	0	Х	CSK	?
1	0	0	0	X	QK or QKAK	?

Note: "X" means "It can be 0 or 1, it does not matter."

"?" means "Any cycle but PKo".

Registers Q and M

Except for defer cycles, Q and M are the selector and buffer for data references to STUV memory. The memory references for deferred intermediate addresses use Q as the selector and $\underline{\mathbb{N}}$ as the buffer (Cycles PK_2 and PK_3).

Indicators N, and X

The N lights are copies of the index tag bits of N (bits 3.6 - 3.1). The X register is the index memory buffer. N and X will always be compatible, for the X memory is read out even if it is not used.

Registers FA and F

FA and F are the selector (F Address) and buffer for the Configuration Memory. They are always compatible.




Fig. 5-5, - Alarms, Conditions and Action Pushbuttons

The top row of pushbutton indicators in Fig. 5-5 above is used for the ten TX-2 Alarms, two special indicators, and the Sync System (Section 5-4). All of the alarms except TSAL, USAL, and the "Mousetrap" can be suppressed by pushing the indicator. These pushbuttons have two lights each. The upper light indicates the alarm, the lower light shows that it is suppressed. Suppression of an alarm merely keeps it from stopping the computer. In the case of parity alarms, the suppression allows the computer to use the incorrect information and a new, presumably correct, parity is computed and stored. The light will always come on. The chime must be suppressed separately if not wanted. (See 5-3.1 for chime details.) "MISAL" - the Missed Information Alarm - can also raise flag 41 (In Out Alarms). See Chapter 4, Section 5.

Detailed information on each alarm is given in the table below:

ALARM NAME	CAUSE	HAPPENS DURING ** COMPUTER CYCLE	WHAT TO DO
MPAL	Parity Alarm on readout of data from STUV Memory into the M Register. Q gives the address of STUV Memory register. This alarm can not be programmed.	QK or QKAK	Take a picture. Report failing bit and whether it was "dropped or "picked up". (if you know what should have been read out.) Try again.
NPAL	Parity Alarm on readout of instruction into N (location given by P), or on readout of deferred intermediate address into N (location given by Q).	PK ₁ or PK ₂	Take a picture. Report failing bit as "drop out" or "pick - up". Try again, alarm not programmable.

Because of overlap, another cycle may be running concurrently and the computer will continue until both are completed.

5-11

ALARM NAME	CAUSE	HAPPENS DURING ** COMPUTER CYCLE	WHAT TO DO
XPAL	Parity alarm on readout of index register into X. N, tells which index register. This alarm can not be programmed.	Any Cycle	Take a picture. Report failing bit as "dropout" or "pickup" if you can. Try again.
FPAL	Parity alarm on readout from F Memory (configuration) into the F register. FA tells which F memory register.	PK ₁ QK or QKAK	Take a picture. Report failing bit as "dropout" or "pickup". Try again.
PSAL	P register is set to an illegal address.	PK ₁	Check your program, this alarm can be programmed. If machine malfunction is suspected, take a picture and try again.
QSAL	Q register is set to an illegal address - either a data reference or a deferred address. Check chart on page 5-10.	PK ₂ , QK, or QKAK	Check your program. This alarm can be programmed and is not likely to be a machine malfunction.
OCSAL	Operation Selection Alarm: An illegal instruction was readout into N.	PK ₁	Check the program. Take a picture.
IOSAL	In Out Alarm: This happens on an IOS instruction. The selected device is either broken, on "maintenance", or non-existent. The IOS has had no affect, even if the alarm was suppressed. The N indicators should tell what unit was selected.	PK ₁	Check the device you are selecting or the indicator panel. The in out device is probably on "maintenance". Unless there is a "hands off" sign, throw the maintenance switch down (i.e., not maintenance) and try again.

^{**} Because of overlap, another cycle may be running concurrently and the computer will continue until <u>both</u> are completed.

ALARM NAME	CAUSE	HAPPENS DURING** COMPUTER CYCLE	WHAT TO DO
MISAL	Missed Information Alarm: This occurs when the program is too slow for the in-out device, and a new datum or output opportunity has come along before the last was used. MISAL is automatically suppressed if sequence 41 (in Out Alarms) is connected.	Any Time	Probably program trouble. Can happen with PETR, TX-2 Mag Tape, A/D Converter, or IBM Mag Tape. Take a picture.
TSAL	The T memory selection currents have not died out before a new register selection was demanded. (T memory is 200,000 to 207,777)	Any Cycle Except CSK	Take a picture, report that it happened, and hope it will go away. It can not be programmed or suppressed.
USAL	Same as TSAL, but for the U Memory. (210,000 - 217,777)	Any cycle except CSK	Same as for TSAL.
Mouse- trap	This is an extra alarm designed to trap any mouse that may be causing computer trouble. It will be set differently from time to time. As of now, it is set to catch a missed control pulse.	Any cycle	Same as for TSAL - USAL.
The	following indicators are not true alam	ms.	
Priority Patch Indicator	A non-standard priority plug- board is in use. (The standard priority is consecutive numerical orderlowest number having highest priority.)	It doesn't happen - it exists.	Replace the standard plugboard at Frame 2, Bay D.
Limbo	The computer is running, but all selected sequences are waiting for a flag.	It doesn't happen - it exists.	For most inter- leaved programs, the LIMBO light will be on, for some waiting time is almost unavoidable. If the program seems to have stopped completely, check the interleaving.

5-2.3 IN-OUT Indicators

The IN-OUT indicators common to most units i.e., "Flag", "Connect", "Status", and "Maintenance" are on the main indicator panel - Fig. 5-4 and Fig. 5-6
(to the right). All sequence numbers have a FLAG, but
some have no associated IN-OUT unit and hence no "Connect",
"Status", or "Maintenance" indicators ("F", "C", "S", and
"M"). The indicators are interpreted as follows: (see
also Chapter 4)



Fig. 5-6 IN-OUT Indicators

INDICATOR	MEANING
F - FLAG	The Flag is up - The associated program will be operated as soon as priority conditions allow.
C - CONNECT	The Associated IN-OUT unit is "connected"; i.e., selected for use.
S - STATUS	If STATUS = 1 ("ON"), a TSD can be performed. If STATUS = 0 ("OFF"), a TSD will have to wait, for the IN-OUT buffer is still busy processing the last datum.
M - MAINTENANCE	If M = 1, the Maintenance Switch (at the unit) is up. A select instruction (IOS) will cause an IOSAL (IN-OUT Select Alarm). The unit can not be connected.

The IN-OUT Buffers and special indicators are on a separate panel shown on next page: (See Chapter 4 also).




Fig. 5-7 - IN-OUT Buffers and Special Indicators




Fig. 5-5, - Alarms, Conditions and Action Pushbuttons

5-3.1 Condition Pushbuttons (Fig. 5-5)

The center row of pushbuttons and some of the bottom row will change the mode of operation and will light up as an indication that the computer is not in its normal mode. The table below shows what they do:

NAME	FUNCTION
U Memory Off T Memory Off S Memory Off	These prevent the program from using the U, S, or T memories. When the indicators are ON, a PSAL or QSAL will be generated if an attempt is made to use the suppressed memory.
No Overlap	Overlapped programs will run slower with "NO OVERLAP" on, but the indicator lights - especially N - should be easier to interpret.
No Stop on CSK No Stop on QK No Stop on PK ₂ No Stop on PK ₁	The computer will not stop $\underline{\underline{\text{before}}}$ the selected cycle(s).
PASOFA AUTO START	"Preset and Start over from Alarm" and "Auto Start" are usually used together. Auto Start alone is equivalent to pushing CALACO about a second after the alarm. PASOFA is equivalent to an automatic CODABO after alarm. (Except that the alarm is not cleared.) They are used primarily for maintenance and computer repair.

NAME	FUNCTION
Low Speed Repeat	This circuit inserts a variable delay between the computer cycles. It operates in conjunction with the NO STOP buttons (i.e., it does not insert a delay before the selected cycle(s)). There can be no OVERLAP when this mode of operation is used. The inserted delay (and therefore the effective computer speed) is controlled by the right-hand switch-knob at the bottom left corner of the control panel (Fig. 5-5). (It is labeled L.S.R.)
Low Speed Pushbutton	This circuit inserts a "STOP" before each computer cycle unless the "NO STOP" buttons are on. There can be no overlap.
Hold on LSPB	"Hold on Low Speed Pushbutton" - In this mode, <u>all</u> instructions are treated as if their hold bit were set. This allows step-by-step operation of a low priority program without any interruption due to a change of sequence.
Remote TSP	There is a portable control panel that contains some of the condition and action buttons and another 18-switch toggle START register. It can be plugged in at Frames 9, 3, and 2, and also behind the console. (It contains condition buttons: Low Speed Repeat, Low Speed Pushbutton, Remote TSP, the Sync Stops; and action buttons: CODABO, PRESET, CALACO, and STOP.
No Chime on SUPP ALMS No Chime on SUPP ALMS	SUPP means "not suppressed". The circuits were designed for two different chimes but only one tone is commercially available at present. These condition buttons have no other effect.




Fig. 5-5 - Alarms, Conditions and Action Pushbuttons

There are six buttons that actually do something. Their use is outlined in the table below. No information registers (Memory or AE) are affected. There is no clear memory button.

BUTTON	FUNCTION
CODABO	"Count Down and Blast Off" - CODABO is the most commonly used start button. It is roughly equivalent to STOP, CLEAR ALARMS, PRESET, STARTOVER, and CALACO in that order. Its effect is to clear all flags, preset all interlocks, and start the computer at the memory location given by the Toggleswitch Start Register (TSP) or the remote TSP, if selected. There are 9 CODABO buttons - 8 for the fixed addresses - 377710 to 377717 and the ninth for the two toggle START registers (Console and Remote). CODABO leaves the SPR (Start Point Register set to the chosen starting place.
STOP	"STOP" is synchronized so that the computer will complete the cycles it has started. Except for start-stop interlocks, no registers or indicators are directly affected.

BUTTON	FUNCTION
CALACO	"Clear ALarms and COntinue" - CALACO merely resumes operation where it left off. If no flags are up, the computer will go into LIMBO. The combination of STOP and CALACO has no effect on a single sequence non-InOut program, but will probably upset IN-OUT and interleaved programs because of the timing.
RESET	There are nine RESET buttons - eight of them load the SRP with the fixed addresses 377710 to 377717. The ninth loads SRP from the selected Toggle Start Register (Console or Remote). RESET has NO OTHER EFFECT. The SRP is, in effect, a partial placekeeper for sequence zero. If the program raises flag zero, sequence zero starts at the place indicated by SRP. SRP is not changed when sequence zero drops out as the other placekeepers are. It can be changed only by pushbuttons.
STARTOVER	Nine STARTOVER buttons are available. They are equivalent to RESET plus a "Raise Flag Zero". STOP followed by STARTOVER will not do much, for STARTOVER does <u>not</u> start the computer. If the computer is running or in LIMBO, STARTOVER will be effective for Flag Zero has priority over all others no matter which priority plugboard is in use. STARTOVER followed by CALACO is similar to CODABO, but does not clear the Flags and interlocks.
PRESET	There is but one PRESET button. Like RESET, it is seldom used by programmers. It clears all flags and In-Out "Connect" flip-flops, and sets all interlocks and indicators to their proper "PRESET" value. This button is interlocked so that it is ineffective unless the computer is stopped.
Clear SUPP ALMS	Suppressed Alarms are handled by separate circuits and a pushbutton is supplied for each type. SUPP means "not suppressed".
Clear Real Time Clock (Reg. 377630)	The Real Time Clock is indexed automatically every 10 microseconds. It will clear itself every 7.6 days or so if it is left alone. (The toggle switch to the right of the indicator turns the indicator lights off but has no effect on the Clock Register.)




Fig. 5-8 - Audio Controls

For the convenience in trouble-shooting, to reassure users that the machine is running, and to further the progress of research, TX-2 has been made audible via two separate, independent, and identical Audio Systems. The Selector switches have ten positions, five of which are currently in use and wired as follows:

- Quarter 1 of the X Register (Analog signal decoded from indicator Circuit.)
- Quarter 2 of the X Register (Analog signal decoded from indicator Circuit.)
- 3. Vertical Display Decoder (Sequence 60)
- 4. Horizontal Display Decoder (Sequence 60)
- 5. The Patch Panel at Frame 9.

The inside knob of the selector switch is the main volume control. The microphone input is mixed in at all selector settings and has its own level control.

Knob Register - (377620)

Register 377620 - The Knob Register - also called the "Shaft Encoded" Register is located just below display #1. It is similar to a toggle register except that it is set by four knobs - one for each quarter. The metabit is a lighted pushbutton switch. (Eight revolutions cover the range 000-777.)

External Input Register - 377621)

Register 377621 - The External Input Register - is a set of four plugs just to the right of the marginal check panel (Fig. 5-3). There exists a box with 37 pushbuttons intended for use with (or as) the external register. These pushbuttons are directly analogous to toggles except they must be held down if they are to stay a "1". (Unlike the keyboard, any number may be down together.)

Note: Contact bounce is about the same as the toggle contact bounce - a delay of 10 ms allows a small safety factor.

Clock Register - (377630)

Register 377630 is a 36-bit counter indexed every 10 microseconds by an external oscillator. It can be cleared by pushbutton (Fig. 5-5), but <u>not</u> by a programmed instruction (such as STA or DPX).




Fig. 5-9 - TX-2 Sync System

The Sync System produces an output signal when certain manually preselected conditions are met. For example:

- a) When (or if) the program gets to a prespecified memory location. (i.e., [P] = preset value)
- b) When a certain memory register is used for data or deferred address. (i.e., [Q] = preset value)
- c) When a certain operation is used. (i.e., [PK_{op}] = preset value)
- d) When a certain sequence number is used.

Certain combinations are possible. The output can be switched to any or all of the following:

OUTPUT	SWITCH LOCATION	COMMENT
Stop on SYAL #1	Top Row Pushbuttons (Fig. 5-5)	There are two alarms and two condition selectors,
Stop on SYAL #2	Right next to SYAL 1	but only one set of condition <pre>parameter</pre> switches.
Signal to Sync Jacks	On Sync Panel (Fig 5-9 above)	Uses for scope sync during computer repair and maintenance.
Raise Flag 42 (trap sequence)	Bottom Row Pushbuttons (Fig. 5-5)	See Chapter 4 - Trap Sequence. This button over- rides other trap modes.
Sync Stop to Arithmetic Element	Top Row Pushbuttons (Fig. 5-5)	Used mainly for mainten- ance to Stop AE operations within a cycle.

Figure 5-9 shows the two SYNC SYSTEM panels. The lower panel contains the Sync Parameter Switches; the upper panel the Sync Condition Selecting Switches and the output-to-Sync jacks pushbutton switches.

Parameter Switches

There is but one set of switches for each parameter even though there are two sets of selectors. The parameter switches are laid out in four major rows:

INSTRUCTION

(PK , N)

CHANGE SEQUENCE COUNTER, and INSTRUCTION LOCATION (CSK, P)

DATA CYCLE

(QK , Q)

ARITHMETIC CYCLE

(AK)

Each parameter set is grouped, like the indicators (see Fig. 5-4, and Section 5-2.1) in columns of 3 for Octal interpretation. The least significant bit is at the bottom.

Condition Selector Switches

There are two SYnc stop ALarms (SYAL 1 and SYAL 2). These are controlled by two "GATES" (Gate 1 and Gate 2). The "GATES" are controlled by two sets of condition switches - 32 switches each. Either gate or both can supply output pulses to the sync jacks or stop circuits. (Only the alarm indicators are separate.) ALL the selected conditions must be met for the output to be generated. (The GATES are AND circuits.)

The conditions available are described below:

CONDITION	COMMENT
$^{ ext{PK}}\!lpha$	See upper left corner - Fig. 5-9. PK_{α} refers to the 32 possible time steps (levels) of the PK cycle counter and therefore determines when the sync signal will be generated. A setting of $^{16}(\text{oct})$ is recommended for it provides a definite time to stop, and is used by all instructions. PK_{α} is recommended when any of the "P"-type conditions are used.
PK _{op}	This compares the PK Parameter switch setting with the operation most recently read out of memory. (Bits 4.3 to 3.7)
PK _{ef}	This compares the configuration switch setting with the configuration bits most recently read out. (Bits 4.8 to 4.4)
PKh	"h" refers to the hold bit of the instruction most recently read out. (Bit 4.9)

CONDITION	COMMENT
P	P refers, of course, to the P register. * The Parameter switches are in the second major row.
QK _{Cl}	This condition allows selection of the time step when the sync pulse is generated. A setting of 2 is recommended. QK and PK should not be used concurrently unless a particular type of overlap condition is sought.
ФК _{ор}	This set looks for a particular operation, just as does PK_{op} , but only those instructions that require a data reference will ever get into QK_{op} . (The QK_{op} indicator lights are at the left - Fig. 5-4. They are sometimes helpful in debugging, for they tell what operation made the last data reference.)
Q	Q is used for intermediate deferred addresses as well as data references, but these two can be separated somewhat via $\mathbb{Q}\mathbb{K}_{\alpha}$. With \mathbb{Q} and $\mathbb{Q}\mathbb{K}_{\alpha}$ selected, the sync output will occur only for data references since the $\mathbb{P}\mathbb{K}$ counter is used for the defer cycles.
N ¹ ·10	The circuitry is able to detect <u>set</u> metabits on instructions but <u>not</u> zero metabits. If the parameter switch is down and the selector switch is up, no sync pulse can be generated for the gate in use.
M ⁴ .10	The data reference metabit (M^{l+10}) can be detected only when <u>set</u> (just as N^{l+10} above). Note that it can be changed without a memory reference for it serves as the metabit of the A, B, C, D, and E registers. (i.e., MKC_{l+10} A or MKC_{l+10} B will change bit 4.10 of M.
Nj	"N $_{\rm j}$ " refers to the "j" bits of the N register and hence to the index register in use, or to the bit selection of an SKM operation.

"ultimate" cycle.)

last moment, a Sync Stop occurs during the intermediate cycle, and again during the

CONDITION	COMMENT
$^{ ext{AK}}_{lpha}$	"AK $_{\alpha}$ " is the Arithmetic Instruction Time Level counter. There is one switch for each level (it therefore makes little sense to have more than one up). The recommended setting is OFF - it is mainly for maintenance use.
AK _{op}	"AK op" is a 6-bit register that holds the most recent <u>arithmetic</u> operation (code values are all <u>above</u> 57). It is not changed until another arithmetic operation is performed.
ASK	ASK is a 7-bit counter used for arithmetic opera- tions that require repetitive steps - for example, multiply and divide. It clicks along during shifts and cycles, but is not used.
^X 2.9	X _{2.9} is the sign bit of the X memory buffer. It can be used, for example, to detect completion of a JNX or JPX loop.
N _{2,1}	$\mathrm{N}_{2,1}$ is the right half of the N register. It is especially useful for detecting a jump to a specified location.
К	K holds the current sequence number. It is often useful in conjunction with CSK below.
CSK	CSK - The Change Sequence Counter - will remain zero until a change of sequence occurs. A setting of 10 ($\text{CSK}_{\frac{1}{4}} = 1$) detects a change into LIMBO, a setting of 1 is recommended if K is used for the Old Sequence; a setting of 6 if K is to be set to the New Sequence. In either case, the CSK cycle will be completed before the computer stops.
B, C, D, F, MT, IOI	These letters refer to open cables at Bays B, C, F, of Frame 2, the Mag Tape Frames (F6, 7, 8), and Frame 9 (IOI). They are used by the maintenance technicians for special conditions cooked up as the need arises.

5-5 Miscellaneous Conventions

5-5.1 Paper Tape Read-in Programs
**Plugboard Memory*(377740 - 377777) contains three standard programs. They are as follows:

CODABO POINT	NAME OF PROGRAM	COMMENT
³⁷⁷⁷⁷⁰ (8)	"Clear Memory" or "Smear Memory"	All of S,T, and U Memory is set to +0 in the Left Half word and each register's own location in the right. Metabits are not changed. This program proceeds automatically to 377750 - Set Standard Config - and then to 377760 - Read in Reader Leader. (See below.)
377750 (8)	Set Configuration	All of F Memory is set to the standard configurations and the program proceeds automatically to 377760 - Read in Reader Leader
3777 ⁶⁰ (8)	Read In	This program reads the first 21 words from paper tape into registers 3 through 24 of S Memory, and then goes to register 3. All binary tapes start with the "Reader Leader", a block of 21 words that is the TX-2 Read in Program. The TX-2 Read-in program will read any standard binary block and check the sumcheck at the end. (If the check fails, the program tries again.) The meta-bit of each word being stored is cleared. See listings below. See Section 6-3.4, page 6-23 for Binary Format.

^{*} There are two plugboards: Plugboard "B" - registers 377740 to 377757, and Plugboard "A" - registers 377760 to 377777.

5-5.2 Program Listings (continued)

"READER LEADER"

TX-2 Paper Tape Input Program [For Binary Format]

LOCATION	INSTRUCTION*	NUMERICA (OCTA	
0	o	000000	000000
1	1	000000	000001
2	2	000000	000002
3	RSX 5	011154	000005
4	36 JMP 5 4 20	360554	000020
5	h ² RSX ₅ 0	421153	000000
6	STE 11	013000	000011
7	36 JMP 5417	360554	000017
10	ALDE O	402000	000000
11	STE 5 3 4	003053	000034
12	h1 JNX 5 3 7	410753	000007
13	36 JMP 5 4 20	360554	000020
14	hJPX 56377760	400656	377760
15	hJNX 56377760	400756	377760
16	14 JPQ 27	140500	000027
17	MKZ _{4.12} 400011	021712	400011
20	1 RSX 573	011157	000003
21	ATSD O	405700	000000
22	36 JPX 57 ²¹	360657	000021
23	AUX	011056	000000
24	h 2 A U X 5 6 0	421056	000000
25	STE 16	013000	000016
26	15BPQ540	150554	000000
27	110S ₅₂ 20000	010452	020000

^{*} Registers 0, 1, and 2 are not part of the Reader Leader itself, but are used as temporary storage.

PLUGBOARD PROGRAMS

LOCATION	INSTRUCTION	NUMERICA (OCTA			
377740	760,342,,340,000	760342	340000		
377741	410,763,.762,761	410763	762761		
377742	160,142,,140,411	160142	140411		
377743	202,163,,162,161	202163	162161		
377744	732,232,,230,200	732232	230200		
377745	605,731,,730,733	605731	730733		
377746	320,670,,750,600	320670	750600		
377747	604,331,,330,333	604331	330333		
377750	SPG 377740	002200	377740		
377751	4 SPG 377741	042200	377741		
377752	10 SPG 377742	102200	377742	<u>_</u>	
377753	14 SPG 377743	142200	377743		
377754	20 SPG 377744	202200	377744	0083	
377755	24 SPG 377745	242200	377745	Plugboard	
377756	30 SPG 377746	302200	377746	덥	
377757	34 SPG 377747	342200	377747		
377760	1 SKX 5 4 2 3	011254	000023		-
377761	REX 52377763	001252	377763		
377762	21 IOS ₅₂ 30106	210452	030106	"A"	
377763	REX ₅₃ 5	001253	000005		
377764	hTSD ₅₄ 26	405754	000026	pod;	
377765	h ³⁶ JPX ₅₃ 377764	760653	377764	Plugboard	
377766	h JNX 5 377763	410754	377763	144	
377767	14JPQ 3	140500	000003		
377770	REX 77207777	001277	207777		
377771	DPX 7777776	001677	777776		
377772	14 JPQ 377773	140500	377773		
377773	REX 777610	001200	777610		
377774	h 36 JPX 77 377771	760677	377771		
377775	30 SKN 4.12377744	301712	377744		
377776	77,,0	000077	000000		
377777	14 JPQ 377750	140500	377750		

st The X Memory is not changed, but each register is "exercised" to remove possible XPAL alarms.


5-5.3 Tape Preparation

**TEST

LDA GG ;

(See Group Report 51-8, dated 6 October 1959)

An abbreviated manuscript and associated tape is shown below:



TX-2 USERS HANDBOOK CHAPTER 6 - TX-2 UTILITY SYSTEM

TABLE OF CONTENTS

6-1 INTRODUCTION - TYPICAL USE OF M4 ASSEMBLY PROGRAM

- 6-1.1 MANUSCRIPT, DIRECTIVE, LISTING
- 6-1.2 META LANGUAGE
- 6-1.3 MACRO INSTRUCTIONS

6-2 M4 PROGRAMMING LANGUAGE

- 6-2.1 INSTRUCTION WORDS
- 6-2.2 SYMEX DEFINITION TAGS EQUALITIES AUTOMATIC ASSIGNMENT
- 6-2.3 RULES FOR SYMEX FORMATION
- 6-2.4 NUMERICAL FORMAT USE OF COMMAS
- 6-2.5 MEMORY LOCATION OF PROGRAM ORIGINS
- 6-2.6 RC WORDS RC BLOCK
- 6-2.7 WORD ASSEMBLY
- 6-2.8 SPECIAL SYMBOLS

6-3 META-LANGUAGE FOR CONTROL OF M4 ASSEMBLY

- 6-3.1 META-COMMAND FORMAT
- 6-3.2 M4 OPERATION NAME, CLEAN, LW READ, RECONVERT, BINARY STORE, GOTO
- 6-3.3 META-COMMANDS FOR MAKING CHANGES INSERT, DELETE, REPLACE, MOVE
- 6-3.4 M4 OUTPUT LISTING, DIRECTIVE, ERRORS, PUNCH (BINARY TAPE)
- 6-3.5 M4 FORMAT VARIATION DEC, OCT, T = CR, T = TAB, RC STORE, XXX
- 6-3.6 USE OF SPECIAL KEYS
- 6-3.7 MAGNETIC TAPE BULK STORAGE SAVE, READ, TAPE, CORE
- 6-3.8 META-COMMAND SUMMARY

6-4 MACRO INSTRUCTIONS

- 6-4.1 MACRO DEFINITIONS META-COMMANDS "DEFINE" AND "EMD"
- 6-4.2 THE MNEMONIC ABBREVIATION LINE OF A MACRO DEFINITION
- 6-4.3 MACRO NAMES
- 6-4.4 DUMMY PARAMETERS
- 6-4.5 MACRO TERMINATORS
- 6-4.6 THE DEFINING SUBPROGRAM
- 6-4.7 USE OF MACRO INSTRUCTIONS

CHAPTER 6 TX-2 UTILITY SYSTEM

6-1 INTRODUCTION - TYPICAL USE OF M4 ASSEMBLY PROGRAM

The TX-2 Assembly Program "M4" is a conventional symbolic assembler, but has considerable flexibility and two types of special features - Meta-Language for control of the program, and Macro Instructions, a feature that gives M4 the essential characteristics of a compiler. The symbolic tags for address sections can be nearly any combination of letters, symbols, and numerals (with a few restrictions). Tags used for the configuration and index syllables are nearly as flexible. M4 will assign all tags that have not been assigned by the user. The program is designed for on-line keyboard input and control as well as paper tape input. After checkout has started, a program can be kept in symbolic form in magnetic tape bulk storage.

Typical use of M4 begins with off-line tape preparation using a Lincoln Writer (See Group Report 51-8.). During debugging, the program can be preserved in symbolic and/or binary form on paper tape or in mag tape bulk storage as the user wishes. The symbolic form saved by the program is called a "DIRECTIVE" and is essentially the same as the original manuscript. Additions, insertions, relocation, rearrangement, and deletion are all handled by the M4 system - it is not necessary to retype the manuscript.

In addition to DIRECTIVE output (via Xerox, Lincoln Writer, Paper Tape, or Magnetic Tape), one can also get a <u>LISTING</u> (via Xerox, Lincoln Writer, or Punch). A LISTING is a copy of the program in absolute as well as symbolic format (side-by-side). It includes an alphabetically ordered tag table and a FORMAT ERROR notice if any errors were found. A LISTING can be obtained on punched paper tape for off-line Lincoln Writer printout, but this tape is not acceptable as input.

The binary form of the users program can be stored directly in the computer memory, punched in binary format on paper tape, or stored in magnetic tape bulk storage. When stored directly, either on mag tape or in memory, the M4 program area is protected and the storage may be incomplete. If a DIRECTIVE exists in core memory it too is protected.

6-1.1 MANUSCRIPT - DIRECTIVE - LISTING

A "Manuscript" is any program prepared off-line. It may exist in printed, hand written, or punched tape form.

A <u>DIRECTIVE</u> is the symbolic form created by M4. It may exist within M4 temporary storage, in magnetic tape bulk storage, or in printed or punched form. A <u>DIRECTIVE</u> closely resembles the manuscript. The following changes are worth noting:

- 1.) Any corrections and/or insertions have been made.
- 2.) All definitions and equalities are at the beginning. (Equalities may be anywhere on a manuscript.)
- 3.) Redundancies such as extra spaces are removed.
- 4.) Fractions are converted to the equivalent integer. The Numeral System is preserved.
- 5.) A check sum is added at the end.

A $\overline{\text{LISTING}}$ is a program output in absolute as well as symbolic format. The format is as follows:

Tag Table (Alphabetical)

Equalities

Macro Definitions

Format Errors

Program (in symbolic and absolute)

RC Words (unless the RC block location was specified within the program.)

(The Tag Table, Errors, absolute program, and RC block are $\underline{\text{not}}$ part of a Directive.)

6-1.2 META-LANGUAGE

The control of the M4 program is accomplished through the M4 Meta-Language instructions. All meta-language commands are to be preceded by (two hands). When used on a manuscript, meta-commands are obeyed on read-in and do not appear on the directive (Except for those like FRC, which is used to specify the location of the "RC Block" - (Register Containing).).

The basic types of Meta-Language Commands are:

Input
Correction-making
Output
Mag Tape
Format
Macro Definition
Direct Storage
Single Pushbutton

6-1.3 MACRO INSTRUCTIONS


A macro instruction is essentially a convenient flexible abbreviation for a similarly convenient and flexible subprogram. The user writes the subprogram once - with dummy parameters - as a "MACRO DEFINITION". Tags, and equalities used in the definition are kept separately and are not part of the program proper. When a macro instruction is used, only those parameters that are needed should be specified. The portions of the defining subprogram that refer to unspecified parameters are left out when the macro is converted. For this reason, and since the parameter of one macro can be the abbreviation for another, a different set of instructions will usually be compiled for each use.

Some standard macro instructions will be built into the M4 system. When they are used on a manuscript, the definition will appear on the M4 Directive and Listing. Since Macro Instructions can be redefined, it will not be necessary to avoid using the standard names except to avoid confusion when reading a program later on.

6-2 M4 PROGRAMMING LANGUAGE

6-2.1 INSTRUCTION WORDS

A TX-2 instruction word has 4 basic syllables and three special indicators as shown in the diagram below:



The three indicators are preassigned symbols as follows:

BIT 4.10 = meta bit (not part of binary tape format)

h = hold bit

BIT 4.9 \overline{h} = no hold bit (Needed because h is automatically included with LDE, ITE, JPX and JNX.)

BIT 2.9 * = defer bit

They must be in normal script, and may appear anywhere in the word.

The four basic syllables are as follows:

- "c" "Configuration" syllable a 5 bit word (bits 4.4 4.8) used as the F memory address or as an extension of the instruction syllable (JMP, IOS, SKM, SKX). This syllable must be in superscript or preceded by | . It can be numerical or symbolic, but no spaces are allowed. For SKM, JMP, and SKX it is specified automatically by the supernumerary mnemonics. (See Table 7-3.)
- "i" "Instruction" syllable a 6 bit word. This syllable is a normal script, 3 letter standard mnemonic abbreviation for the instruction. It is terminated by a space as well as the standard symex terminators. The mnemonic abbreviations include the configuration syllable as well for JMP, SKM, and SKX. (See Chart 7-3.) The instruction syllable may be specified numerically or with a normal symex but in these cases it is not terminated by a space. A regular symex terminator must be used. (See 6-2.2, rule #8.)
- "j" "Index" syllable a 6 bit word used as the X memory address, i.e., the index register tag. (Except for SKM where it is used for bit designation.) The "j" syllable is normally in <u>subscript</u>. It may be a numeral or a symex, but no spaces are allowed.
- "k" "Base Address" a 17 bit word. The base address may be symbolic or numerical and spaces may be used as part of a symex. It is given in <u>normal script</u>. Redundant spaces are removed upon conversion.

It is not necessary to use the order shown above. Any ordering is allowed if the script and symex conventions are carefully used. For example:

"ADD 1, or ADD"T, or ADD
$$T_j \parallel \alpha$$
 or αT_j ADD

6-2.2 SYMEX DEFINITION - TAGS - EQUALITIES - AUTOMATIC ASSIGNMENT

A "Symex" is a <u>symbolic expression</u>. It is converted to a numeral by M4 when a program is stored, punched in binary format, or listed. A "TAG" is a symex used as a name for a place in a program. A tag is always terminated by an arrow (\rightarrow), and is set to the numerical location of the word that it tags.

A symex can be set equal to a numeral directly - e.g., "apple = 6", or to any 36 bit word. For example a symex may be set equal to an instruction. When such a symex is used as the instruction syllable in a normal word, it must be terminated by a symex terminator - not by "space" (Only Standard mnemonics are terminated by space.)

A symex that is not used as a Tag nor defined by equal sign will be assigned by M4 according to its use within the program. See chart below:

Unassigned Symexes:

Used to Specify:	Automatically Assigned as or to:
Configuration Only	Zero
Index Only	The lowest numerical index register value not already used. (Except Zero and no higher than 77.)
Configuration and Index	Zero
Address only	The numerical memory location of the next place in the RC words block. The contents of this RC word are set to zero. This provision is useful in assigning temporary storage.
Configuration and Address	Zero
Config., Index, and Address	Zero
Index and Address	Same as Index Only.
Origin (i.e., Memory Location of Block)	"N", where N is the numer of words in the program including the RC Block.

A symex assigned by M4, or by equals sign may be redefined at any point in a program manuscript, and the <u>latest definition</u> will be used <u>throughout</u>. If the symex was initially assigned as a Tag - i.e., with an <u>arrow</u>, a re-definition will be recorded as a double definition error, and will be accepted, but not <u>corrected</u>. The only way to remove it from the directive is to use meta-language (REPLACE) and refer to it with a relative address based on a different tag.

6-2.3 RULES FOR SYMEX FORMATION

- 1. A symex must contain at least one non-numerical character.
- 2. It may contain as many legal characters as desired.
- 3. The single letters A, B, C, D and E are preassigned to the numerals 377604 377610. (i.e., the AE addresses.)
- 4. The three letter mnemonic instruction abbreviations can not be used as symexes.
- 5. The preassigned abbreviations and single letters can be used as <u>part</u> of a symex if they are not separately terminated. Note that <u>space bar</u> terminates op codes and single letter AE addresses but does not terminate other symexes.

- e.g. "ATYPE" or "TYPE A" are allowed.

 "A TYPE" is equivalent to "377604 + TYPE".

 "ADDY" is allowed "ADD Y" is not. (ADDY is a legitimate Symex ADD Y is a two syllable instruction.)
- 6. The legitimate symbols are:

7. Compound Characters are allowed when the following restrictions are applied:

Only one backspace.

Two or three characters only.

Space bar is allowed.

Any sequence of characters is legal. (Except Θ , Θ , \oplus)

8. The following symbols terminate symexes:

6-2.4 NUMERICAL FORMAT - USE OF COMMAS

 M^4 will accept integers or fractions in Decimal or Octal. It will not accept mixed numbers, except as a SKM bit designation. The details are handled by the position of the period. See chart below:

Periods	Numeral Type	Example	Equi	valent	Octal	Integer
None	Octal Integer	431	000	000	000	431
Preceeding	Octal Fraction	.431	214	400	000	000
Following	Decimal Integer	431.	000	000	000	657
Both	Decimal Fraction	.431.	156	254	020	303
Centered	SKM Bit Designation	2.10	000	000	000	052
				(i.e.,	10 10	0102)

Note: The SKM Designation is usually given in subscript and is, therefore, moved to bits 3.1 - 3.6.

- Note: a) The meta-command FFDECIMAL reverses the meaning of a "following" period. FFOCTAL restores it to the above.
 - b) The two parts of an SKM Bit Designation are Decimal integers.
 - c) Numbers may be preceded by Plus (+) or Minus (-). For example: (Octal Integer 400 000 000 000 = 377 777 777 777.)
 - d) M4 converts fractions to Integer form for Directives. The Numeral System is preserved.

Commas are used to specify separate subwords as follows:

- a) The word is set to +0. (Any unspecified portions will therefore stay at +0.)
- b) The word is assembled from left to right.
- c) The numeral (or any other word) is converted to a 36 bit binary word.
- d) This 36 bit word is inserted into Memory according to the comma chart.

COMMA CHART

COMMAS BEFORE	COMMAS AFTER	CRAM DIAGRAM		EXAME	LE	
0	0	+ + + +	444	333	222	111
0	1		111	-	-	-
0	2		222	111	-	-
0	3	111	333	222	111	_
1	0	\	0.55	-	-	111
1	1	11	-	222	111	-
1	2		-	111	-	-
1	3	+ + +	444	333	222	-
2	0	† †	-	2	222	111
2	1	/	0.5	77	111	-
2	2	>><	222	111	444	333
2	3	1	-	Ē	444	333
3	0	1	i = i	÷	-	111
3	1		-	2	_	444
3	2	`	1 -	444		=
3	3	1	-	-	1,1,1,	333

For example: To specify 1/2 in each quarter, write

To specify an instruction in the right half word as well as its normal position in the left, write

6-2.5 MEMORY LOCATION OF PROGRAM - ORIGINS

The location of the first word of a block is to be specified in numerical or symex form and is terminated by a <u>vertical bar</u>. It may be on a line by itself, as it will be on DIRECTIVES, or it may preceed a normal word. The symex may be recursive - i.e., set equal to another symex. If the recursive symex is circular (i.e., eventually equal to itself,) or if it is undefined, the block will be located incorrectly, and no alarm is generated. (It will appear to be located a "n", where "n" is the number of words in the program, but the RC words are assigned as if it were located at zero.) If there is no origin (i.e. no vertical bar), the whole program is located (correctly) at 200 000(8). See the examples below.

HAG6	HAG6=77
	LDA BOSY
	STA HUPG
22 JAC→	JPQ MOUSE
HAG6+100	
	+413,,5
	-563,51
516	LDE TOMM
	STE JERRY
H→	JPQ HEHE

If the origin is specified by a symex (as "HAG6" above), the block may be moved by redefining the symex via equal sign. If the origin was assigned numerically (e.g. 516 above) it can be changed by REPLACE, counting back from an nonest tag. For example, to move the block at 516 to location 5516, the proper metacommand would be

FFREPLACE H=3 5516

Note that the Origin itself counts as a full line.

Since it is often more convenient to specify an operand directly rather than by its address, M4 interprets any word within brackets, e.g. {3456} as an operand by providing a register containing the bracketed word, and using its address wherever the same word is used within brackets. (Bracketed words are called "RC Words" from "Register Containing".)

The "RC Block" is made up of RC words, i.e. bracketed expressions and temporary storage assigned to unassigned symexes used in address sections. It is located at the end of the last program block unless otherwise specified by meta language.

Examples:

SUB [10]

"w" can be any 36 bit word.

DICK→ LDE {GEORGE→ LDA T,}

Words within the RC Block may be Tagged. If such a word is changed via meta language, the change should be made where it is used (i.e. at "DICK") rather than inside the RC Block (i.e. at "GEORGE").

A change made within the RC Block will not appear on a subsequent DIRECTIVE. To be lasting, such a change should be made outside the block.

FFREP DICK
FFREP GEORGE

LDA {GEORGE→ 3} GEORGE→3 **PERMANENT

**TEMPORARY

"RC Words" may contain other RC Words - i.e. the brackets may be "nested". For example:

LDA {LDE {-13}}

The brackets must balance - there must be as many right hand brackets as there are left hand ones.

6-2.7 WORD ASSEMBLY

The address syllable is formed first as a 36 bit integer using normal integer arithmetic. It may contain parentheses, the arithmetic symbols: $+ - \times /$, and the logic symbols \land ("and"), \lor ("or"), \bigodot ("exclusive or"). The symbols are interpreted from left to right. (i.e. not quite "normal" algebra)

For example:

$$4G + 5R/6$$
 is interpreted as $\frac{4G + 5R}{6}$

$$4G + (5R/6)$$
 is interpreted as $4G + \frac{5R}{6}$

Parenthetical expressions may be nested, but the parentheses must balance - i.e. there must be as many left parentheses as right. For example:

The use of another symex is equivalent to using parentheses. e.g.,

$$4G + \alpha$$
 is interpreted as $4G + \frac{5R}{6}$ if $\alpha = 5R/6$

The 36 bit address syllable is <u>united</u> (inclusive OR) with the others (configuration, operation, index). Extra syllables of the latter group are also <u>united</u> into the word. The one bit syllables are set last, "not hold" (\(\bar{h}\)) being the final one.

6-2.8 SPECIAL SYMBOLS

- # "The current Location" The symbol "#" is a special symex which always is equal to the current location. Thus "JMP #" is a jump to itself, "JMP # + 1" is a "jump-to-the-next-register". If # is used within brackets, it refers to the RC BLOCK rather than the current address.
- "Start of Comments" A double asterisk ** is used before comments or annotations. All symbols are legal in the comment section except FFXXX and }, and comments are saved and included in Listing and Directive Printouts. A carriage return terminates the comment section. A comment may be used within an RC word and another on the same line outside the bracket.
- The notation $p \mid q^T$ is equivalent to $p \mid q \mid q$ to the p $\mid q \mid q$ must be in subscript. For example: $\text{REX}_{\alpha \mid \beta} \text{TAGG}$ is equivalent to $\text{REX}_{\alpha} \left\{ \text{TAGG}_{\beta} \right\} *$.
- A carriage return immediately preceded by minus sign (-) will not terminate the line. This feature is needed because complex nested Macro-instructions often require more than one line of print. It can not be used for comments.

6-3 METALANGUAGE - FOR CONTROL OF M4 ASSEMBLY

The M4 conversion - assembly process is designed for input and control from the keyboard or from paper tape. Since keyboard use is more flexible and tape is faster, the normal procedure is to use both. "Metacommands" are instructions directed to the M4 program itself covering the following areas:

Paper Tape Input
Alterations
M4 Output
Direct Storage
Format Variation
Magnetic Tape Bulk Storage
Macro Definition (Section 6-4)

6-3.1 METACOMMAND FORMAT

Metacommands may require one line or several, and no address section, or as many as two. The address section refers to the "Directive" of a program and may specify one line, or a block of consecutive lines. Note that a line of a directive may correspond to several program words (c.f. MACRO, Section 6-4) or no program words at all (e.g., origins and comments).

There are three formats for address sections:

- The line at "AA".

AA+n

- The nth line after AA.

AA-n

- The nth line before AA.

"AA" should be an honest tag (defined by an arrow), rather than a numeral or symex defined by equal sign.

- 2. AA $\mid n \mid$ n lines beginning with the line at AA AA $\mid a \mid a \mid$ (or AA $\mid a \mid$ q).
- 3. AA \rightarrow BB The block of lines from AA to BB including AA but not BB. (Or from AA + q to BB + p.)

A typical metacommand is as follows:

FFREP GEORGE+7 hSTE TT

It will replace the line at "GEORGE + 7" with the word "hSTE TT".

₩₩MOVE AA→BB GEORGE

will move the block "AA to BB" to just before George.

To reduce typing, the following conventions are allowed:

- 1. # is equivalent to the end of the program.
- 2. AA means "From before AA to the end". (Do not use this with DELETE.)
- 3. AA means "From the beginning up to AA". (Not including AA)
- 4. The name of a metacommand can be abbreviated to just the first three letters.
- 5. Tab is used to terminate syllables.

6-3.2 M4 OPERATION - NAME, CLEAN, LW READ, RECONVERT, STORE, GOTO

There are two versions of the M4 program - "M4 from mag. tape" on the Golden Reel and "M4 from paper" on the White Reel. They are essentially identical except that the paper tape version will ignore all metacommands that use magnetic tape bulk storage.

M4 is located at registers $160\ 000\ -\ 174\ 010$ (octal) and uses the rest of memory as temporary storage. $157\ 777$ down towards zero is used for storage of your Directive. $174\ 000\ -\ 200\ 000$ is used for various tables.

There are two CODABO start points:

160 000 - Fresh start, new program, M4 is reset completely, a New Name is required.

160 001 - Continue same old program. M4 is reset to OCTAL, and T = TAB. (see section 6-3.4)

Upon read-in of either reel, M^{\perp} will type NAME and then will wait for the user to respond by typing his "M4 Name" on the keyboard. The situation is the same as that produced by the metacommand "NAME" described below:

MMN DAD

NAME is the metacommand used to identify the user. The users "name" is required by M4 to identify output and to determine which part of the M4 Magnetic Tape is to be used. All paper tape, and printed output is identified

by the user's M4 initials and a 4 character word derived from the check sum of his directive.

When "M4 from tape" is used, the users name determines which portion of Bulk Storage is available. Most individual users are assigned tape storage equivalent to one S memory. Groups of users may combine by using the same name, thereby extending their available bulk storage to several memories. Bulk storage is used in blocks of 200(8) words. See section 6-3.7 for further details.

Note:

- 1. M4 names are three characters long.
- 2. The special name "FRE" is reserved for users who have no name.
- 3. "NAME" does not clear M4.

-CLEAN

CLEAN (CL) restores M^4 to its pristine state. It is equivalent to CODABO 160 000 except that CODABO 160 000 types NAME and waits for one, while CLEAN does not.

FLW READ

LW READ (LW) (Special Key "Readin") switches M4 input from Keyboard to PETR. The PETR will be in its "Bin and Read" mode (IOS₅₂30104). When stop code (76) is read by the PETR, M4 input is switched back to the keyboard. All Metacommands may be used on tape except ** READ and ** RECONVERT.

FFRECONVERT

RECONVERT (REC) expands the stored directive into free storage in a form similar to its printed or punched version. It then forms a new directive. The result is the same as punching a paper tape directive, cleaning M4, and reading in the new directive. All redundancies are removed, the RC Block is corrected, - the directive is shorter than before. When there is insufficient free storage, this command will produce QSAL and do nothing.

FFBINARY STORE AA

BINARY STORE (BIN), (Special Key "BEGIN") completes the conversion process and stores the program directly in memory. If an address "AA" is given, a "h JPQ AA" is performed with sequence number 70 selected. The user can therefore save the return point, run his program, and return to M4 automatically. "AA" must be within the program area.

"BINARY STORE" does not destroy M4 or the directive. If a program is to be located within these areas of storage, a binary tape should be made - see section 6-3.4 under "PUNCH BINARY".

∞∞G0 T0

"GO TO" executes an "h JPQ AA" with sequence 70 selected. It makes it possible to go to the user's program and return automatically to M4. The address "AA" must be within the program area. NOTE: M4 leaves STANDARD CONFIGURATIONS in F memory only when its use is terminated by GOTO or BIN. When the user starts his own program with CODABO F register #37 is not standard.

OR
OR
FFINSERT AA
ONE LINE
OR
FFEND

INSERT (INS) puts the new program lines just before "AA". When only one line is to be inserted or when the next line will be a metacommand from this group, the terminating command "END" is not needed.

FFDELETE AA

FFDELETE AA→BB


FFDELETE AA]**

DELETE (DEL) removes a section of the directive. Symexes that were assigned within the removed area are now undefined. The RC words used only within the deleted area are not removed from the RC Block. If an Origin is removed, subsequent words are located relative to the Origin preceding the deleted area.

FFREPLACE AA FFREPLACE AA→BB FFREPLACE AA | 22

REPLACE (REP) is a combination of DELETE and INSERT. It can remove an arbitrary number of lines and put a different arbitrary set in their place.

Note that it deals with lines - not words. For example, to replace an instruction at a tagged location, one must be sure to replace the tag also, for the whole line is removed. If only one line is to be inserted, the new line can be typed on the same line as the REP instruction. If several are required they must go on succeeding lines and END (or another meta-command from this group) must be used as a terminator. See examples below.



MOVE (AA to CC in this case) is a combination of delete and insert where nothing is lost.

In the example below, a few "second thoughts" have been indicated in hand written form.

** SAMPLE PROGRAM For User's Handback

START | START = 400

TEST +
$$SKZ SKN_{3.1}PR$$
 $COM COMM - JPQ BL JOSKX66 # + 12$

OUT + $TSD TABL_{\alpha} SKZ_{3.3} IND JPQ SCPS = 2000$

RE + $LDA SOY \{-1\}$

START = 400

 $SKZ SKN_{3.1}PR JOSKX66 # + 12$
 $JPQ BL JOSKX66 #$

The correction tape for the above is shown below. A complete listing of the corrected program is given in the next section.

BL=1000						
00PS=2000						
FFREP	TEST		TEST→SK	Z _{3 • 1}	PR	
FFREP	0UT-1→0UT	+1				
C OMM→	JPQ BL					
OUT→	TSD TABL					
	SKZ _{3.3} IND JPQ OOPS	•				
FFEND						
FFREP	RE		RE→LDA	{-1 }		
INS	TEST-1	**SAMPLE	PROGRAM	FOR	USERS	HANDBOOK

Note: The symex "START" could not be used in the last metacommand because it is not an honest, arrow-defined tag. To insert before an origin, one must count back from an honest tag.

FFLIST FFLIST	AA AA→BB AA #	LIST (LI) (Special Key - WORD EXAM) - List produces a "M4 Listing" via the <u>Xerox Printer</u> .
FFPLIST FFPLIST	AA AA→BB AA #	Plist produces a listing via Punched paper tape.
FFTYPE FFTYPE	AA AA→BB AA 1≈	Type produces a listing via the Lincoln Writer.

A <u>LISTING</u> tells what M4 did with the Manuscript or Directive received. Macro instructions are given in expanded form. The program is given in OCTAL as well as symbolic and is usually preceded by various tables. The overall format is as follows:

LISTING FORMAT

SYMEX TABLE	Given only when the first word of the
EQUALITIES TABLE	Program is included in the area requested
MACRO DEFINITIONS	by the Metacommand.
ERRORSPROGRAM:	
SYMBOLIC	ABSOLUTE
RC BLOCK	
SUMCK	(Paper tape versions only.)

The SYMEX TABLE is printed in octal, in three columns and is in alphabetical order (4 letters) as if there were but one page. Symexes with an asterisk were assigned by M4 because they were left unassigned on the manuscript, or because they were used within a Macro Definition. Symexes with a hand () are MACRO names. Symexes used only within macros, and those defined by equals sign, are listed, but no equivalent numeral is given.

The <u>EQUALITIES</u> TABLE is in one column in alphabetic order. (First Letter) Symexes with an asterisk are those assigned by M4. An equality definition can not be deleted but it will be replaced if repeated. The last definition is the one that is used, and such repetition does not constitute an error.

 $\underline{\text{MACRO}}$ $\underline{\text{DEFINITIONS}}$ are listed as defined originally. They can not be deleted or changed but they may be re-defined.

The ERROR PRINTOUT is of two types - FORMAT ERROR and DOUBLE ASSIGNMENT. An error printout is given on the first listing only - it is not repeated on subsequent listings even though the error may still exist. A line containing a FORMAT ERROR is reprinted in the error printout and the error deleted from the Directive. (It therefore can not reoccur.) A DOUBLE ASSIGNMENT occurs when a symex is assigned both by equal sign and by arrow, or twice by arrow. The printout gives the location of the first assignment. The second assignment is used and can be found in the symex table. If both definitions were by arrow, the offending tag will appear in two places on the directive and on the listing, but only the last assignment will be used throughout the program and in the Symex table. To delete the first one, it is necessary to count from some other tag. If the second one was wrong, it can be deleted directly, and the first one will take over in subsequent Listings and Directives.

The error printout format is shown by the examples below:

DOUBLE DEFINITION | BADTAG **FIRST LOCATION

FORMAT ERROR | LOCATION **BAD LINE

Format Errors include such things as an attempt to define an op code (e.g. LDA = DAD 6), extra meta-commands (especially END), and improper symbols in MACRO DEFINITIONS. In meta-commands, the line is removed; in other cases, only the offending character is deleted.

The <u>PROGRAM</u> is printed in symbolic form at the left, on two lines if necessary. The octal numeral form is given at the right with its octal memory location.

The SUMCHECK occurs only on paper tape versions of Listings and Directives (Plist and Dir). It is given as a meta-command, e.g. FFSUM 436522

The sum is checked on M4 Read-in (FFLW READ) and if an error is found, the word "SUMCK" is printed on the Lincoln Writer. The user can proceed at his own risk, or he can try again.

FFERRORS

ERRORS will type the error block if there are less than 8, or if there are more, it will print them on the Xerox. Once this is done, the error block will not appear on subsequent listings.

Example 1

Here is a listing of the program of the previous section - $\underline{\text{before}}$ the correction tape was used.

BL=000407	RE=000404	TABL=000412
OUT=000402	RESET=000411	TEST=000400
PR=000410		
START= 400		
α= 1		
FORMAT ERROR∥ TEST+	1 **C 0 M→	JPQ BL
START		
TEST→	SKN 3+1 PR	301761 000410 000400
	COM JPQ BL	145700 000407 401
OUT→	TSD TABL	005701 000412 402
	MKN PR	031761 000410 403
RE→	LDA { o}	002400 000406 404
	STA RESET	003400 000411 405
	0	000000 000000 406
BL→	0	000000 000000 407
PR→	0	000000 000000 000410
RESET→	0	000000 000000 411
TABL→	0	000000 000000 412
SUM	037602	

Example 2

Here is a listing of the same example, made <u>after</u> the correction tape was used. Note that the error notice is always printed once, even if the error is corrected later on. If a listing is made <u>between</u> tapes, the error notice is not included on the second listing.

	OUT=000404	
COMM=000401	PR=000415	TABL=000417
IND=000414	RE=000410	TEST=000400
	RESET=000416	
BL= 1000		
00PS= 2000		
START= 400		
α= 1		
FORMAT ERROR	TEST+1**COM→	JPQ BL
atomatetation leadings.		10 TO
	**SAMPLE PROGRAM F	OR USERS HANDBOOK
START		on country in the cou
TEST→	SKZ PR	201761 000415 000400
C OMM→	JPQ BL	140500 001000 401
	30 SKX 66 #+1	301266 000403 402
	IOS 30000	000466 030000 403
OUT→	TSD TABL	005701 000417 404
001	SKZ IND	201763 000414 405
	JPQ 00PS	140500 002000 406
	MKN 3.1 PR	031761 000415 407
RE→	LDA {-1}	002400 000413 000410
KE -	STA RESET	003400 000416 411
	STA KESET	1000000 0000101 411
	0	000000 000000 412
	-1	777777 777776 413
IND→	0	000000 000000 414
PR→	0	000000 000000 415
E-CONTROL CO.	0	000000 000000 416
RESET→		3 3
TABL→	0	000000 000000 417
SUM	056632	

wrw D I R	AA	
PPDIR	AA→BB	Directive via Punched paper tape.
PER DIR	AA *	
FFTDIR	AA	
TDIR	AA→BB	Directive via Typewriter.
FFTDIR	AA *	
FF LD IR	AA	
FF LD IR	AA→BB	Directive via Xerox.
PP LDIR	AA n	

The format of a DIRECTIVE is as follows:

EQUALITIES TABLE (No Asterisks or Hands)

MACRO DEFINITIONS

SYMBOLIC PROGRAM

FF SUMCHECK 432170 (Looks like a Meta-command)

There is no symex table, error table, octal program, or RC Word block. The sumcheck is a 6 digit octal number. If the tape has been damaged or spliced so that the sumcheck is wrong, M^4 will type "SUMCK" on the Lincoln Writer, and control of M^4 will return to the Keyboard.

Partial Listings and Directives

If no address section is given in the Listing and Directive type metacommands, the entire program is included in the output. In a partial Listing or Directive, the tables and macro definitions are included only if the first word of the program is included in the section indicated by the address given.

(Directive Before Corrections)

START= 400

START

SKN 3.1 PR TEST→

COM JPQ BL

TSD TABLα 0UT→

MKN 3.1 PR

LDA { o} RE→

STA RESET

FFSUM

011516

(Directive After Corrections)

BL= 1000

00PS= 2000

START= 400

**SAMPLE PROGRAM FOR USERS HANDBOOK

START

0UT→

SKZ 3.1 PR JPQ BL TEST→

COMM→

30 SKX 66#+1

10S 30000 TSD ΤΑΒL_α

SKZ 3.3 IND

JPQ OOPS

MKN 3.1 PR

RE→ LDA {-1}

STA RESET

021762 FFSUM

FF PUNCH

PUNCH produces a punched paper tape in Binary Format. If an address is given, a JPQ AA goes into register $27_{(\text{oct.})}$. If there is no given address, JPD 27 is used. Since the readin program ends with an 105_{52}^{20000} (DISCONNECT PETR) in register $26_{(\text{oct.})}$ the "AA" is essentially a starting address for the tape. AA must be within the program.

Binary Tape Format is as shown below:

Program Block Leader For Block* Block* Block* Block* Block* Block* Register (23 words) 27(oct)				•••
Block* Block* Register (23 words)			(00	
27(oct)	TOTAL AND STORY		(23 words)	
10001		²⁷ (oct)	70% SSC	
				I

*There is, in general, one block per M4 Origin.

The "Reader Leader" is the binary version of the Readin Program itself. The Readin Plugboard Program reads the reader leader into registers 0-26 (octal) and then jumps to register 3, the start of the readin program. The first word of a block tells where the block is to be located, and how many words are therein. The last word is an 18 bit check sum and an address telling the readin program where to go next. For all but the last block, this address will be "3", the start of the readin program. For the last block it will be 26 (oct.). Register 26 contains "IOS 20000" and 27 will be either JPQ AA (if AA is given) or 14 JPD 27 if no address was given. The readin program therefore will jump to the new program with sequence number 52 chosen, and with the PETR DISCONNECTED. If there is no given starting address, the readin program leaves the computer in LIMBO.

Note: Metabits are not set by the readin program. They are cleared wherever the readin program stores new words.

Note also: The special block for register 27 comes before the program on the tape. Program material that is to go in register 27 therefore supercedes this special block created by M4.

6-3.5 M4 FORMAT VARIATIONS - DEC, OCT, T=CR, T=TAB, RC STORE, XXX

PROCTAL (PROCT)

All numerals in an M4 manuscript are considered to be of the same numeral system unless they are followed by a period (in which case, the other numeral system is used). DEC and OCT remain effective until changed and are <u>not</u> saved for inclusion in the Directive. M4 preserves Decimal Integers by reproducing them with a "following period". Octal is the "normal" mode - CLEAN or CODABO 160000 (Pushbutton) will reset the numeral interpretation to Octal. Note also that the right hand numeral in a SKM bit designation is always Decimal.

FFT=CR

When a table of constants is part of a manuscript, it may be easier to type it in several columns by "tabulation". "T=CR" allows this by making TAB a word terminator similar to Carriage Return (CR). In this mode, tabs can not be used within words. T=TAB returns M4 to normal.

Note: These meta-commands are not included on a Directive. A table that was typed in several columns will be reproduced as one column on the Directive.

FFRC STORE (FFRC)

RC STORE means "Put the RC BLOCK here". The RC Block will be at the end of the program if this meta-command is not used. RC STORE can be inserted via FFINS and need not be deleted for M4 automatically deletes an existing RC STORE when a new one is inserted.

FFXXX (or Special Key "NO")

XXX has complete control. It wipes out all input information back to the previous carriage return and forward to the next CR (or tab if T=CR). It can be used on any line, anywhere even within a comment, but not after backspace.

6-3.6 USE OF SPECIAL KEYS

The top row of keys on the Lincoln Writer has five special keys which have no machine function or associated character. They are extras, and can be used for any purpose. The M4 system uses them as abbreviations for certain meta-commands. These special keys terminate the line as far as M4 is concerned. If an address is to be used, it is to be typed first. The keys are assigned as follows:

WORD EXAM (71)	LIST
YES (17)	MOST RECENT OF TYPE, TDIR, DIR, LIST, PLIST, OR LDIR.
NO (16)	XXX (This works backwards only - It does not delete
	forward.)
BEGIN (15)	BIN (BINARY STORE)
READ IN (14)	LW READ
STOP (76)	The stop key means "stop". It is always active. If M^4
	is printing too much, if it is "hung-up", or if it is
	performing a function that is no longer wanted, the
	stop key will return control to the keyboard and stop
	whatever is going on.

The M4 Magnetic Tape Bulk Storage reel contains a copy of the M4 program itself (in Binary and Directive form, and with 3 Binary back-up copies), and working space about 30 times the size of S Memory. Working space is assigned in 200 word blocks, the average allotment being 1000 blocks - i.e. one S Memory. M4 does all the detailed tape coding. A standard tape format is used with an 18 bit check sum for error detecting. Tape malfunction is automatically reported on the typewriter - the report includes missed data detected by the alarm circuits (Sequence #41) as well as check sum errors. The users "M4 Name" is used to determine the proper working space, and M4 automatically protects the rest of the tape. The four Meta-commands listed below permit the user to store and retrieve his program or other material in Directive Format (Save-Read) or in straight Binary (Tape-Core).

M4 Answers to Mag Tape Meta-Commands

When M4 can not perform the given command because of programming limitations, it types NO in red on the Lincoln Writer, and it ignores the command. No data is transferred.

When M4 can and does complete the given command, it tells the user which tape area was used, and the associated four character identification derived from the check-sum. The tape area is specified by the block number of the first block and the block number of the next free block. For example:

0100 - 0107 TY7J

means that blocks 100 through 106 were used. "TY7J" is the identifying word.

If there is a tape equipment malfunction while M4 is in operation, the words "TAPE ERROR" are printed in red on the Lincoln Writer followed by pertinent data. This print-out should be saved for the Tape Engineers, and the incident should be duly reported.

FFSAVE

100-200

**SAVE CURRENT DIRECTIVE

If all is well, M4 stores the current directive on Mag tape beginning at the specified block number (100 in this case), and reports back via the typewriter the tape area used, and the four character identification. This will be the same identification as that used on Listings. Saving and retrieving a Directive on Magnetic tape does not "clean it up" the way it does when paper tape is used. The

Directive comes back exactly as it was. To "clean it up", the meta-command "RECONVERT" should be used before SAVE. The second block number is protected. If the directive will not fit in the specified area, M4 types "NO" in red. If the second number is omitted, the remainder of the user's allotted working space is assumed to be available. If both numbers are omitted, address "zero" is assumed. If M4 types "NO", the command has been ignored.

FFREAD

100

**READ DIRECTIVE FROM MAG TAPE

If the address given is the start of a Directive, "READ" will clean M4 and read in the Directive from tape. It will then type the tape location (i.e. first block and the one after the last block), and the four character identification.

If the address given is not the start of a Directive, "READ" types "NO" in red and does not clean M^4 nor read from tape.

TAPE - CORE (Binary Storage and Retrieval)

TAPE and CORE deal with Binary (i.e. Absolutely Numerical) information and therefore require two address sections - one for the working space on tape and the other for core memory. (The word "to" is understood - i.e. it is $\underline{\text{TO}}$ $\underline{\text{TAPE}}$ and $\underline{\text{TO}}$ $\underline{\text{CORE}}$.) Both address sections must be numerical and the tape address comes first.

FFTAPE

200-300 (TAPE AREA) O-17777 (MEMORY AREA, INCLUSIVE)

TAPE copies from core to Tape. Working space on tape is used a block at a time - i.e. in 200₍₈₎ word sections. If the second tape block number is omitted, the rest of the user's allotted working space is assumed to be available. If the data from core will not fit, none of it is copied and M4 types "NO" in red. If it does fit, M4 types the first block number, the one after the last, and the four character identification derived from the check sum that is used on tape. The rest of a partially filled block is set to zero. The memory address is inclusive.

FFCORE

100 (TAPE AREA)

0-17777 (MEMORY AREA, INCLUSIVE)

CORE copies from tape to core until the specified core area is full. If all is well, M4 will type the usual message - i.e. tape area used, and four character identification word. If the meta-command asks for words beyond the user's allotted

space, or if the M4 program itself is threatened, M4 types "NO" in red. (M4 is located at 160000 - 174010.) The identification word will be different if only part of a section is retrieved or if a program is stored in several pieces and retrieved by one command.

6-3.8 META-COMMAND SUMMARY



6-4 MACRO INSTRUCTIONS

A macro-instruction is an abbreviation for a <u>flexible subprogram</u> which is written by the <u>user</u> (as a Macro Definition) and is inserted into the program by M4 wherever the Macro Instruction is used. The subprogram is written in terms of dummy parameters and when it is copied by M4, only those portions that correspond to <u>specified</u> parameters are used. For example:

If the <u>definition</u> of "DO A,B,C,D" is

FFDEF	DO A, B, C, D
	Α
	В
	В
	С
	D

FFEMD

And if the program is:

100								
LINE	1→	DO LDA	T_j , ADD	TT,	ADD	ВВ,	STA	CC
LINE	2→	DOLLDB	Tα					
LINE	3→	00 ,6						

Then M4 will produce:

100		
LINE 1+	DO LDA T, ADD	TT,ADD BB,STA CC
	LDA T	002401 000112 000100
	ADD TT	006700 000113 101
	ADD TT	006700 000113 102
	ADD BB	006700 000110 103
	STA CC	003400 000111 104
LINE 2-	DO LDB T	
	LDB T	002502 000112 105
LINE 3→	DO,6	
	6	000000 000006 106
	6	000000 000006 107

6-4.1 Macro Definitions - Meta-commands "DEFINE" and "EMD"

As shown by the example above, two meta-commands are used with Macro Definitions —

DEFINE (DEF is enough) and FEMD (End of Macro Definition.) A macro definition has
two parts — the abbreviation itself, and the defining subprogram. The Macro Definition
must precede the use of a Macro instruction.

6-4.2 The Mnemonic Abbreviation Line of A Macro Definition

A Macro Definition starts with the "Macro Name" and dummy parameters as follows:

FFDEF DO A, B, C, D

The "Macro Name" here is "DO", the "dummy parameters" are A,B,C and D, and commas were used as "Macro Terminators". A Macro Definition must be terminated by the Meta-command " *FEMD" (End of Macro Definition).

6-4.3 Macro Names

There are two kinds:

- a. Any Symex may be used as a Macro Name. It may be used alone, or followed by a terminator and parameters, (each of which is separated from the other by terminators).
- b. A <u>compound character</u> may be used. It may consist of two or three superposed non-alpha-numeric characters e.g., or ≠ or ★. It may <u>not</u> be ∅, ⊕, or ⊖. (These are reserved for M4.) The characters may be typed in any order. A compound macro name is itself a terminator i.e. parameters may come before as well as after. For example:

The Macro Name is + .

6-4.4 Dummy Parameters

Dummy Parameters may be <u>any symex</u> (even three letter mnemonic codes and the single letters A, B, C, D and E). A Dummy Parameter may be included as a mnemonic aid and need not be used in the defining subprogram. Dummy Parameters must be separated by macro terminators.

6-4.5 Macro Terminators

The following symbols may be used.

Other symbols may not be used.

6-4.6 The Defining Subprogram

The defining subprogram is written using the Dummy Parameters and must be terminated by FFEMD (End of Macro Definition). Note the following rules and conventions.

- Symexes defined by equal sign (=) or by arrow (→) within the macro definition are not part of the program proper and refer only to the macro subprogram.
- 2. A symex that is not defined within the MACRO will refer to the main program and if it's not assigned there, it will be assigned automatically in the RC Block. (But only if the Macro is used in the program proper.)
- 3. The single letter symexes A, B, C, D, E will refer to the AE unless they are used as Dummy Parameters.
- 4. An instruction in a definition may use a parameter harmlessly so that it will be left out when the parameter is not used. One way to do this is as follows:

LDA
$$\alpha$$
 T $_{f}$ + (DP) - (DP)

("DP" is the dummy parameter.)

5. A Dummy Parameter may <u>not</u> be used as a tag within the defining subprogram. (You can, of course, write JPQ DP, but not:

6. A line that uses two Dummy Parameters will be left out if either is left out when the macro is used.

7. A line that uses a dummy parameter may be kept in with that parameter equal to zero when the parameter is not used. This is done by using another symex that is set equal to the dummy in question. For example:

LDA DUM1 +DUM2
can be written as:

LDA DUM1 + G6
G6 = DUM2

6-4.7 Use of Macro Instructions

A macro may be used as a Pseudo Instruction by itself, or "nested" as a parameter of another macro. It may even be used as a parameter of itself. It may be an RC word. When used as an RC Word, it will use several registers of the RC Block and the location of the first of these will be the associated address. Consider the examples below.

Example 1. A Macro used within brackets - i.e. as an "RC Word"

₽₽ DE F	TBS a
	α
	α
	α
	α
	α
100	
USE→	LDA {TS→TBS o} **5 BLANK RC WORDS
	LDA TOMM
	STA TS+3

The program is expanded as follows:

100		
USE→	LDA {TS→TBS o}	002400 000103 000100
	LDA TOMM	002400 000110 101
	STA TS+3	003400 000106 102
TS→	TBS O	
	0	000000 000000 103
	0	000000 000000 104
	0	000000 000000 105
	o	000000 000000 106
	o	000000 000000 107
TOMM→	0	000000 000000 000110

Example 2. A Macro used to generate a table of squares.

If the manuscript is as follows:

PPDEF SQ|A

FFEMD

100 | $NSQ = (\#-TABL) \times (\#-TABL)$ $TABL \rightarrow$ SQ | (SQ | (SQ | (NSQ)))

M4 will produce the program shown in the "Plisting" below.

TABL=000100

 $NSQ = (\#-TABL) \times (\#-TABL)$

DEF SQ A

A

Α

FEMD

100

TABL→ SQ (SQ (SQ (NSQ)))

(NSQ)	000000	000000 00	0100
(NSQ)	000000	000001	101
(NSQ)	000000	000004	102
(NSQ)	000000	000011	103
(NSQ)	000000	000020	104
(NSQ)	000000	000031	105
(NSQ)	000000	000044	106
(NSQ)	000000	000061	107

FFSUM

025015

Example 3. An open subroutine for index memory "integer" multiplication.

The macro below finds the righthand 18 bits of the full product of two X Memory words (α & β), provided that said product is no larger than 17 bits and sign. The product goes into X Register " α ", "TXX" is cleared, X Register " β " is ruined, and the symexes "TXX" and "FX1" are "used up". (Since symex "S" is defined within the macro, it is not "used up".)

	TXX=000110	USE=000100
F X 1 = 1		
S=		
F P D E F	MULX, $\alpha \times \beta$ DPX TXX IEXX α TXX	
S→	SZZ _{1.1} TXX INX _α _B INX _β _B RSX _{FX1} TXX JPX _{FX1} S	
FFEMD	FX1	
100 USE→	MULX,1×2	
	DPX TXX EXX	001600 000110 000100 011401 000110 101 101 102
TXX→	2 0	000002 000000 107 000000 000000 000110
FFSUM	037643	

Example 4. An open subroutine for "exclusive or" using a compound macro name.

In the macro below, the result goes into X Register " α ", TXX is set to (α) , $c(\beta)$, and X Register " β " is not changed. An underline was used in the macro name because the symbols Θ , Θ , and Θ are not available as macro names.

	TXX=000106	USE=000100
BILL= 1		
TOMM= 2		
≠≠DEF	α⊗β	
	DPX _B TXX	
	h ² DPX _a TXX	
	h17 COM E	
	FITE TXX	
	hRSX _a E	
	² AUX _a E	
FFEMD		
100		
USE→	TOMM <u>⊗</u> BILL	
	DPX BILL TXX	011601 000106 000100
	h ² DPX TOMM TXX	421602 000106 101
	h ¹⁷ COM E	575600 377610 102
	WITE TXX	404000 000106 103
	ARSX TOMM E	401102 377610 104
	² AUX _{TOMM} E	021002 377610 105
TXX→	0	000000 000000 106
FFSUM	036551	

TX-2 USERS HANDBOOK CHAPTER 7 - VARIOUS TABLES

TABLE OF CONTENTS

- 7-1 IN-OUT SEQUENCE NUMBER ASSIGNMENTS
- 7-2 STANDARD CONFIGURATIONS
- 7-3 OPERATION CODE MNEMONICS
- 7-4 META-COMMAND MNEMONICS
- 7-5 XEROX CHARACTER CODES
- 7-6 LINCOLN WRITER CHARACTER CODES
- 7-7 M4 COMMA CHART
- 7-8 AVERAGE DURATION OF INSTRUCTIONS

IN-OUT SEQUENCE ASSIGNMENTS FOR TX-2

00	STARTOVER	
40		60 DISPLAY NO. 1
41	ALARM, IN-OUT	61 RANDOM NUMBER GENERATOR
42	TRAP	62 PUNCH NO· 2
43		63 PUNCH NO· 1
44	,	6.4
45	IBM MAG TAPE	65 LINCOLN WRITER INPUT NO 1
46	MAG TAPE BULK STORAGE	66 LINCOLN WRITER OUTPUT NO. 1
47	MISCELLANEOUS INPUTS	67
50	DATRAC	70 ∜
51	XEROX	71 LINCOLN WRITER INPUT NO · 2
5 2	PETR	72 LINCOLN WRITER OUTPUT NO· 2
53		73
54	INTERVAL TIMER	74 PLOTTER
55	LITE PEN	75 MISCELLANEOUS OUTPUTS
5 6	DISPLAY NO. 2	76
57		77

		TAE STANDARD CONF	BLE 7-2 FIGURATI	ON SET	
α	F α	DESCRIPTOR	α	F α	DESCRIPTOR
0	000	4 3 2 1	20	200	4 3 · 2 1
1	340	4 3 · 2 1	21	230	4 3 · 2 1
2	342	2 1 · 4 3	22	232	21.43
3	760	4 · 3 · 2 · 1	23	732	2.1.4.3
4	761	1.4.3.2	24	733	3.2.1.4
5	762	2.1.4.3	25	730	4 · 3 · 2 · 1
6	763	3 · 2 · 1 · 4	26	731	1.4.3.2
7	410	4 3 2 1	27	605	1.2.3.4
10	411	1 4 3 · 2	30	600	<u>A·3·2·1</u>
11	140	4 3 2 1	31	750	4 · 3 · 2 · 1
12	142	2 1 4 3	3 2	670	4.3.2.1
13	160	4 3 2 1	33	320	4 3 · 2 1
14	161	1 4 3 2	3 4	333	3 2 · 1 4
15	162	2 1 4 3	3 5	330	4 3 - 2 1
16	163	3 2 1 4	36	331	1 4.3 2
17	202	2 1 · 4 3	37	604	3.4.1.2

STANDARD PERMUTATIONS							
1111	XX	X	744	X\X	*	XI	* 1
0	1	2	3	4	5	6	7

		TABL	E 7-2A*		
	STANDARD CONFIGURATION SET				
α	F α	DESCRIPTOR	α F α DESCRIPTOR		
0	000	4 3 2 1	4 3 2 1 20 200 <u>4 3 · 2 1</u>		
1	340	4 3 • 2 1	21 230 43.21		
2	342	2 1 • 4 3	22 232 21.4 3		
3	760	4 · 5 · 2 · <u>1</u>	23 671 <u>1</u> · 4 · 3 · 2		
4	761	4 3 2 1 1·4·3· <u>2</u>	4 3 2 1 24 672 <u>2</u> ·1·4·3		
5	762	2 • 1 • 4 • 3	25 673 <u>3</u> ·2·1·4		
6	763	3 • 2 • 1 • 4	26 604 3.4.1.2		
7	410	4 3 2 • 1	27 605 1.2.3.4		
10	411	1 4 3 .2 1	30 600 <u>4.3.2.1</u> <u>4 3 2 1</u>		
11	140	4 3 2 1	31 750 4.3.2.1		
12	142	2 1 4 3	32 730 4· <u>3</u> ·2·1		
13	160	4 3 2 1	33 670 4.3.2.1		
		4 3 2 1			
14	161	1 4 3 2	34 To be assigned by the user		
15	162	2 1 4 3	35 " " " " " "		
16	163	3 2 1 4	To be assigned by the user, but		
17	202	2 1 4 3	37 also used by Executive System. (So use hold bit.)		
		STANDARD 1	PERMUTATIONS		
	1 2	× × × × × × × × × × × × × × × × × × ×	$\left \begin{array}{c c} X & X \\ & & \\$		

*For use with the TX-2 Executive System Only.

Numerical Order	Alphabetical Order	Supernumerary Mnemonics
0	ADD - 67	(1) JMP - ^O JMP
	ADX - 15	BRC - ¹ JMP
1 2	AUX - 10	
3 4 - IOS	COM - 56	JPS - ² JMP
4 - IOS	CAB - 62 CYA - 60	BRS - ³ JMP
5 - JMP (1) 6 - JPX	CYB - 61	JPQ - ¹⁴ JMP
7 - JNX	DIV - 75	BPQ - 15 JMP
10 - AUX	DPX - 16	JES - 16 JMP
11 - RSX 12 - SKX (2)	DSA - 65 EXA - 54	
13	EXX - 14	JPD - ²⁰ JMP
14 - EXX	FLF - 31	BRD - ²¹ JMP
15 - ADX	FLG - 32 INS - 55	JDS - ²² JMP
16 - DPX 17 - SKM (3)	INS - 95	BDS - ²³ JMP
20 - LDE	ITA - 41	
21 - SPF	ITE - 40	(2) REX - SEX - ^O SKX
22 - SPG	JMP - 5 JNA - 47	INX - ² SKX
23 24 - LDA	JNX - 7	DEX - ³ SKX
25 - LDB	JOV - 44	
26 - LDC	JPA - 46	SXD - 4SKX
27 - LDD 30 - STE	JPX - 6 LDA - 24	sxl - ⁶ skx
31 - FLF	LDB - 25	skg - ⁷ skx
32 - FLG	LDC - 26	RXF - 10 SKX
33	LDD - 27	RXD - ²⁰ SKX
34 - STA 35 - STB	LDE - 20 MUL - 76	
36 - STC	NAB - 66	rfd - 30 skx
37 - STD	NOA - 64	(0) and 0-
40 - ITE	RSX - 11 SAB - 72	(3) SKM _ ^O SKM
41 - ITA 42 - UNA	SCA - 70	MKC - TSKM
43 - SED	SCB - 71	Make MKC - 1 SKM MKC - 2 SKM MKZ - 2 SKM MKN - 3 SKM SKU - 10 SKM SUC - 11 SKM SUC - 12 SKM SUZ - 12 SKM SUZ - 13 SKM SUZ - 13 SKM SUZ - 10 SKM SUZ
44 - JOV	SED - 43	MKN - ³ SKM
45 46 - JPA	SKM - 17 SKX - 12	SKU - 10 SKM
47 - JNA	SPF - 21	SUC -11SKM
50	SPG - 22	Skip Coo 12gg
51	STA - 34 STB - 35	50Z - 5KM
52 53	STC - 36	SUN - SKM
54 - EXA	STD - 37	Skip SKZ -20SKM
55 - INS	STE - 30	Skip on SKZ -20 SKM
56 - COM 57 - TSD	SUB - 77 TSD - 57	Zero SZZ -22 _{SKM}
60 - CYA	TLY - 74	szn - ²³ skm
61 - CYB	UNA - 42	SKN -30 SKM
62 - CAB 63		
64 - NOA		on $\sqrt{\text{SNC} - \frac{31}{30}}$ SKM
65 - DSA		One SNZ - 32 SKM
66 - NAB		snn - ³³ skm
67 - ADD 70 - SCA		CYR - 4skm
71 - SCB		MCR - ⁵ SKM
72 - SAB		MZR - 6SKM
73		
74 - TLY 75 - DIV		Rotate MNR - 7SKM
76 - MUL		snr -34skm
77 - SUB		szr - ²⁴ skm
		SUR -14SKM
		Cour - Ditte

7-4 META-COMMAND MNEMONICS



XEROX PRINTER CHARACTER CODES

CHARACTER	OCTAL CODE	CHARACTER	OCTAL CODE
А	154	j	122 (107)
В	142	h	324 (034)
С	361 (056)(071)(346)	n	323 (033)
D	3 5 2	Þ	024
E	313 (043)	q	111
F	344 (054)	t	112
G	302 (012)	20	173
н	354	×	174
I	172 (157)	y	163
J	144	z	164
К	143	α	310 (040)
L	332 (047)(062)(317)	β	311 (041)
м	360 (055)(070)(345)	γ	333 (063)
N	370 (355)	Δ	203
0	3 5 3	ε	334 (064)
P	312 (042)	λ	023
Q	160 (145)	1	001
R	371 (356)	2	002
s	322 (017)(032)(307)	3	003
Т	153	4	004
U	362 (057)(072)(347)	5	020 (005)
V	152	6	021 (006)
W	3 43 (053)	7	022 (007)
x	161 (146)	8	300 (010)
Υ	3 4 2 (0 5 2)	9	301 (011)
z	162 (147)	o (ZERO)	000
h	132 (117)	?	202
4	133	, (COMMA)	204
<	220 (205)	0	120 (105)
>	221 (206)	>	121 (106)
· (PERIOD)	222 (207)	×	113
+	3 5 1	O (CIRCLE)	714 (444)
-	372 (357)	~	373
v	340 (050)	^	341 (051)
	363 (073)	#	364 (074)
1	730 (445)(460)(715)	1	731 (446)(461)(716)
Σ	703 (413)		704 (414)
}	720 (415)(430)(705)	{	721 (416)(431)(706)
-	150	→	151
_	570 (555)	-	571 (556)
(140)	141
=	114	=	130 (115)
/	131 (116)	*	102
U	103	c	104

Note: Bit 1.9 of the Xerox Character Code is a "size control bit". "1" means large, and "0" means small. The codes are given above with the "proper" size.

TX-2 LINCOLN WRITER CODES

00	0 =	40	Q a
01	1 ∑	41	R A
02	2	42	S P
03	3	43	Ţ ¢
04	4 /	44	U h
05	5 ×	45	v >
06	6 #	46	W B
07	7 →	47	х ^
10	8 <	50	Υ λ
11	9 >	51	z ~
12		52	({
13	0 🛮	53) }
14	READ IN	54	+ =
15	BEGIN	5 5	- =
16	NO	56	, '
17	YES	57	. *
20	A **	60	CAR RETURN
21	Вс	61	TAB
22	C v	62	BACK SPACE
23	D q	63	COLOR BLACK
24	E Y	64	SUPER
25	F t	6 5	NORMAL
26	G w	66	SUB
27	H *	67	COLOR RED
30	I 4	70	SPACE
3 1	Jу	71	WORD EXAM
3 2	K z	72	LINE FEED DOWN
33	L ?	73	LINE FEED UP
34	мо	74	LOWER CASE
3 5	N n	75	UPPER CASE
36	0 3	76	STOP
37	P &	77	NULLIFY

COMMAS BEFORE	COMMAS AFTER	CRAM DIAGRAM	EXAMPLE
0	0	1111	444 333 222 111
0	1		111
õ	2		222 111
0	3	111	333 222 111 -
1	0	1	111
1	1	11	- 222 111 -
1	2		- 111
1	3	+ + +	444 333 222 -
2	0	1.1	222 111
2	1		111 -
2	2	X	222 111 444 333
2	3	1	444 333
3	0	1	111
3	1		444
3	2		- 141414
3	3		444 333

7-8 AVERAGE DURATION OF INSTRUCTIONS

This duration chart was made by TX-2 by timing the duration of 8000 repetitions of each operation with various combinations of memories. The columns are labled as follows:

P MEM - The memory used for the instructions.

OP Code - The instruction being timed.

The memory used for intermediate deferred address (if any).

Q MEM - The memory used for final operand (if any).

MMS - Average duration in microseconds.

The abbreviations used within the columns are as follows:

S - S memory

T - T memory

VFF - Flip-Flop part of V memory (A,B,C,etc.)

VT - Toggle Memory

The instructions are listed in numerical order (by op codes).

Ρ	MEM 0	P CODE	Δ	Q MEM	ММ	IS
S		AOP		167000	8 •	0
Т		AOP		167000	6 •	0
S		IOS		0	9 •	2
Т		105		0	7 •	2
S		JMP			7 •	6
Т		JMP			5 •	6
S		JPA			8 .	0
Т		JPA			6 •	0
S		JNA			8 .	0
Т		JNA			6 •	0
S		101			8 •	0
Т		101			6 •	0
S		JNX			9 •	6
Т		JNX			7 .	6
S		JPX			9 •	6
Т		JPX			7 .	6
S		SKX			10 •	0
Т		SKX			8 •	0
S		SKX	S		20 •	4
Т		SKX	S		18 •	4
S		SKX	Т		18 •	4
T		SKX	Т		16 •	4
S		AUX			13 .	6
Т		AUX		S	11 •	6
S		AUX			12 •	4
Т		AUX			10 .	4
S		AUX			12 *	0
Т		AUX			10 .	0
S		AUX			11.	6
Т		AUX		T	9 •	
S		RSX			12 •	
Т		RSX			10 •	
S		RSX			10.	
Т		RSX		Т	8 •	
S		RSX			11.	
T		RSX		VFF	9 •	
S		RSX		VT	11.	
Т		RSX		VT	9 •	
S		ADX		S	16 .	
Т		ADX		S	10 .	
S		ADX		T	10 .	
Т		ADX		T	12.	
S		ADX		VFF	10 .	
Т		ADX		VFF	8 .	. 9

P MEM	OP CODE	Δ	Q MEM	MMS
S	ADX		VT	10 • 4
T	ADX		νт	8 • 4
s	DPX		S	14.0
Т	DPX		S	7 • 6
s	DPX		т	7 • 6
T	DPX		т	10.0
S	DPX		VFF	8 • 4
T	DPX		VFF	6 • 4
S	DPX		VT	8 • 0
Т	DPX		VT	6 • 0
S	EXX		S	14.0
Т	EXX		S	11.2
s	EXX		т	11.2
т	EXX		Т	10.0
s	EXX		VFF	11.6
т	EXX		VFF	9 • 6
s	EXX		VT	11.2
Т	EXX		VT	9 • 2
s	SKM		S	14.8
Т	SKM		S	9 • 6
S	SKM		т	9 • 6
Т	SKM		T	10.8
S	SKM		VFF	10.4
т	SKM		VFF	8 • 4
S	SKM		VT	10.0
T	SKM		VT	8 • 0
S	SKM	S	S	25 * 2
Т	SKM	S	S	20.0
S	SKM	S	Т	20 + 0
Т	SKM	S	Т	21 • 2
S	SKM	S	VFF	20 + 8
т	SKM	S	VFF	18 .8
S	SKM	S	VT	20 • 4
Т	SKM	S	VT	18 • 4
S	SKM	Т	S	23 • 2
Т	SKM	Т	S	18.0
S	SKM	Т	Т	18.0
T	SKM	т	Т	19 • 2
S	SKM	т	VFF	18 • 8
Т	SKM	Т	VFF	16 • 8
S	SKM		o	14.8
T	SKM		0	9 • 6
S	LDA		S	12.8
Т	LDA		\$	6 • 4

P MEM	OP CODE	Δ	Q MEM	MMS
S	LDA		т	6 • 8
Т	LDA		Т	8 • 8
S	LDA		VFF	6 • 8
Т	LDA		VFF	5 • 2
S	LDA		VT	6 • 8
Т	LDA		VT	4 . 8
S	LDB		S	12.8
Т	LDB		S	6 • 4
S	LDB		т	6 • 8
Т	LDB		т	8 • 8
S	LDB		VFF	6 • 8
Т	LDB		VFF	5 • 2
S	LDB		VT	6 • 8
Т	LDB		۷Т	4 • 8
S	LDC		S	12.8
Т	LDC		s	6 • 4
S	LDC		т	6 • 8
Т	LDC		Т	8 • 8
S	LDC		VFF	6 • 8
Т	LDC		VFF	5 • 2
S	LDC		VT	6 • 8
Т	LDC		VT	4 • 8
S	LDD		s	12.8
Т	LDD		s	6 • 4
S	LDD		Т	6 • 8
T	LDD		Т	8 • 8
S	LDD		VFF	6 • 8
T	LDD		VFF	5 • 2
S	LDD		VT	6 • 8
Т	LDD		VT	4 • 8
S	LDE		S	12 . 8
Т	LDE		S	6 • 4
S	LDE		т	6 • 8
T	LDE		Т	8 • 8
S	LDE		VFF	6 • 8
T	LDE		VFF	5 • 2
S	LDE		VT	6 • 8
T	LDE		VT	4 • 8
S	SPF		S	12.8
Т	SPF		S	9 • 6
S	SPF		Т	9 • 6
Т	SPF		т	8 • 8
S	SPF		VFF	10 • 4
Т	SPF		VFF	8 • 4

P MEM	OP CODE	Δ	Q MEM	MMS
s	SPF		VT	10.0
Т	SPF		VT	8 • 0
s	SPG		s	12.8
Т	SPG		s	9 • 6
s	SPG		т	9 • 6
Т	SPG		т	8 • 8
s	SPG		VFF	10 • 4
Т	SPG		VFF	8 • 4
s	SPG		VΤ	10.0
T	SPG		VT	8 • 0
S	STA		S	14.0
T	STA		S	7 • 6
S	STA		т	6 • 8
T	STA		т	10.0
s	STA		VFF	6 • 8
T	STA		VFF	5 • 2
S	STA		VT	6 • 8
T	STA		VT	4 • 8
S	STB		S	14.0
T	STB		S	7 • 6
S	STB		Т	6 • 8
T	STB		Т	10.0
S	STB		VFF	6 • 8
T	STB		VFF	5 • 2
S	STB		VT	6 • 8
T	STB		VT	4 • 8
s	STC		s	14.0
T	STC		S	7 • 6
S	STC		Т	6 • 8
T	STC		т	10.0
s	STC		VFF	6 + 8
T	STC		VFF	5 • 2
s	STC		VT	6 • 8
T	STC		VT	4 • 8
s	STD		\$	14.0
T	STD		S	7 • 6
S	STD		Т	6 • 8
T	STD		Т	10.0
S	STD		VFF	6 • 8
	STD		VFF	5 • 2
T	STD		VT	6 • 8
S	STD		VΤ	4 • 8
T	STE		s	14.0
S			s	7 • 6
Т	STE		3	8 2

P MEM	OP CODE	Δ	Q MEM	MMS
s	STE		Т	6 • 8
T	STE		т	10.0
s	STE		VFF	6 • 8
Т	STE		VFF	5 • 2
s	STE		VT	6 • 8
Т	STE		WI	4 • 8
s	EXA		S	14.0
Т	EXA		s	7 • 6
s	EXA		т	6 • 8
Т	EXA		т	10.0
s	EXA		VFF	6 • 8
Т	EXA		VFF	5 • 2
S	EXA		VT	6 • 8
Т	EXA		VT	4 • 8
S	ITA		s	12.8
т	ITA		s	6 • 4
S	ITA		т	6 • 8
T	ITA		т	8 • 8
S	ITA		VFF	6 • 8
т	ITA		VFF	5 • 2
S	ITA		νт	6 • 8
Т	ITA		VT	4 • 8
S	UNA		s	12.8
Т	UNA		S	6 • 4
S	UNA		т	6 • 8
Т	UNA		T	8 • 8
S	UNA		VFF	6 • 8
Т	UNA		VFF	5 • 2
S	UNA		VT	6 • 8
Т	UNA		VT	4 • 8
S	DSA		S	12.8
Т	DSA		S	6 • 4
S	DSA		т	6 • 8
Т	DSA		т	8 • 8
S	DSA		VFF	6 • 8
Т	DSA		VFF	5 • 2
S	DSA		VT	6 • 8
T	DSA		VT	4 • 8
\$	ITE		S	12.8
T	ITE		s -	6 • 4
\$	ITE		T -	6 • 8
T	ITE		Т	8 • 8
S	ITE		VFF	6 • 8
Т	ITE		VFF	5 • 2

P MEM	OP CODE	Δ	Q	MEM	MMS
s	ITE			VT	6 • 8
Т	ITE			VT	4 • 8
s	SED			S	12.8
Т	SED			s	9 • 6
s	SED			т	9 • 6
Т	SED			т	8 • 8
S	SED			VFF	10 • 4
Т	SED			VFF	8 • 4
S	SED			VT	10.0
T	SED			VT	8 • 0
S	FLF			S	14.0
T	FLF			S	7 • 6
S	FLF			Т	6 • 8
T	FLF			Т	10.0
S	FLF			VFF	6 • 8
Т	FLF			VFF	6 • 0
S	FLF			VT	6 • 8
Т	FLF			VT	4 • 8
S	FLG			S	15 • 6
Т	FLG			S	8 • 8
S	FLG			Т	8 • 4
Т	FLG			T	11 • 6
S	FLG			VFF	8 • 4
Т	FLG			VFF	8 • 0
S	FLG			VT	8 • 4
Т	FLG			VT	6 • 8
S	TSD			S	14 • 4
Т	TSD			S	8 • 8
S	TSD			Т	7 • 6
Т	TSD			Т	10 • 4
S	TSD			VFF	7 • 6
T	TSD			VFF	8 • 8
S	TSD			VT	7 • 6
T	TSD			VT	8 • 8
S	INS			S	15.2
T	INS			s	8 • 8
s	INS			T	6 • 8
T	INS			T	11.2
S T	INS INS			V F F	6 • 8
S	INS			VT	6 • 4
T	INS			VT	6 • 8 6 • 0
S	COM			S	14.8
T	сом			S	8 • 4
	0.011			3	0 7 4

P MEM	OP CODE	Δ	Q MEM	MMS
S	COM		т	6 • 8
Т	COM		Т	10.8
S	COM		VFF	6 • 8
Т	COM		VFF	6 • 4
S	COM		VT	6 • 8
Т	COM		VT	6 • 0
S	ADD		S	12.8
Т	ADD		S	6 • 4
S	ADD		Т	6 • 8
T	ADD		T	8 • 8
S	ADD		VFF	6 • 8
Т	ADD		VFF	5 • 6
S	ADD		VT	6 • 8
T	ADD		VΤ	4 • 8
S	SUB		S	12.8
Т	SUB		S	6 • 4
S	SUB		т	6 • 8
T	SUB		Т	8 • 8
S	SUB		VFF	6 • 8
T	SUB		VFF	5 • 6
S	SUB		VT	6 • 8
T	SUB		VT	4 • 8
S	MUL		S	20.8
Т	MUL		S	20 . 8
S	MUL		т	19.6
T	MUL		Т	20 • 0
S	MUL		VFF	19 • 6
Т	MUL		VFF	20 . 8
S	MUL		VT	19 • 6
T	MUL		VT	19.2
S	7 MUL		S	17 • 6
Т	7 MUL		S	17 • 6
S	7 MUL		т	16 • 4
Т	⁷ MUL		Т	15 • 2
S	7 MUL		VFF	16 • 4
Т	7 MUL		VFF	16.0
S	7 MUL		VT	16 • 4
т	⁷ MUL		VT	16.0
S	¹ MUL		S	16.0
Т	^I MUL		S	14 • 4
S	¹ MUL		Т	11.6
Т	¹ MUL		т	12.0
S	¹ MUL		VFF	13 • 2
Т	¹ MUL		VFF	12.8

P MEM	OP CODE	Δ	Q MEM	MMS
s	¹ MUL		VT	13 • 2
Т	1 MUL		VT	12.8
S	3 MUL		S	12.8
Т	3 MUL		s	11.2
S	3 MUL		т	10.0
Т	3 MUL		т	8 • 8
S	3 MUL		VFF	10.0
т	3 MUL		VFF	9 • 6
S	3 MUL		VT	10.0
T	3 MUL		VT	9 • 6
S	DIV		s	80.0
Т	DIV		S	80.0
S	DIV		т	77 • 2
т	DIV		Т	77 • 6
s	DIV		VFF	78 • 8
т	DIV		VFF	78 • 4
s	DIV		VT	77 • 2
т	DIV	7)	VT	78 • 4
s	DIV		s	60 • 8
т	⁷ DIV		s	60 • 8
s	DIV		т	59 • 6
т	DIV		Ť	60.0
s	DIV		V F F	59 • 6
т	⁷ DIV		VFF	60 • 8
s	DIV		VT	59 • 6
т	DIV		VT	59 • 2
s	DIV		S	43 • 2
т	DIV		s	43 • 2
s	DIV		т	42.0
т	DIV		т	40.8
s	DIV		VFF	42.0
т	DIV		VFF	41.6
S	DIV		VT	42.0
т	DIV		VT	41.6
s	3 DIV		S	22 • 4
т	³ D I V		S	22 • 4
s	3 DIV		Т	19 • 6
т	³ D I V		т	20.0
S	3 DIV		VFF	21.2
T	3 DIV		VFF	20 • 8
S	3 DIA		VT	19.6
T .	3 DIV		VT	20 • 8
S	TLY		s	19.2
	TLY		s	19 • 2
T	1 L 1		3	13-2

P MEM	OP CODE	Δ	Q MEM	MMS	
S	TLY		Т	16 • 4	
Т	TLY		т	16.8	
S	TLY		VFF	18.0	
Т	TLY		VFF	17 • 6	
S	TLY		VT	18.0	
Т	TLY		VT	17 • 6	
S	7 _{TLY}		s	16.0	
Т	7 _{TLY}		S	16.0	
s	7 _{TLY}		Т	13 • 2	
Т	7 _{TLY}		т	13 • 6	
S	TLY		VFF	14.8	
Т	⁷ TLY		VFF	14.4	
s	TLY		VT	13 • 2	
т	7 _{TLY}		VT	14.4	
s	1TLY		s	12.8	
Т	¹ TLY		S	11.2	
S	¹ TLY		T	10.0	
Т	ITLY		T	12.0	
S	¹ TLY		VFF	10.0	
Т	1 TLY		VFF	11.2	
S	1 _{TLY}		VT	10.0	
т	¹ TLY		VT	9 • 6	
s	3 TLY		s	12.8	
Т	³ TLY		s	8 • 0	
S	3 TLY		T	6 • 8	
Т	3 TLY		Т	8 • 8	
S	³ TLY		VFF	6 • 8	
т	3 TLY		VFF	8 • 0	
s	³ TLY		VT	6 • 8	
т	3 TLY		VT	8 • 0	
S	SCA		S	12.8	107 • 2
т	SCA		S	8 • 0	107 • 2
s	SCA		Т	6 • 8	104 • 4
Т	SCA		Т	8 • 8	104 • 8
s	SCA		VFF	6 • 8	
т	SCA		VFF	8 • 0	
S	SCA		VT	6 • 8	106 • 0
Т	SCA		VT	8 • 0	105 • 6
S	7 SCA		S	12 • 8	107 • 2
Т	⁷ SCA		S	8 • 0	107 • 2
S	7 SCA		T	6 • 8	104 • 4
Т	7 SCA		т	8 • 8	104 • 8
s	"SCA		VFF	6 • 8	
Т	"SCA		VFF	8 • 0	

P MEM	OP CODE	Δ	Q MEM	MMS	
S	7 SCA		VT	6 • 8	106.0
T	7 SCA		VT	8.0	105.6
S	1 SCA		s	12.8	107 • 2
Т	1 SCA		S	8 • 0	107 • 2
s	1 SCA		т	6 • 8	104 • 4
Т	SCA		т	8 • 8	104 . 8
s	1 SCA		VFF	6 • 8	
т	SCA		VFF	8 • 0	
S	SCA		VT	6 • 8	106.0
Т	1 SCA		VT	8 . 0	105 • 6
S	3 SCA		S	12.8	107 • 2
Т	3 SCA		S	8 • 0	107 • 2
s	3 SCA		т	6 • 8	104.4
Т	3 SCA		т :	8 • 8	104.8
S	3 SCA		VFF	6 • 8	
т	3 SCA		VFF	8 • 0	
S	3 SCA		VT	6 • 8	106.0
Т	3 SCA		VT	8.0	105 • 6
S	SCB		S	12.8	107 • 2
т	SCB		S	8 • 0	107 • 2
s	SCB		т	6 • 8	104 • 4
Т	SCB		T.	8 • 8	104 . 8
S	SCB		VFF	6 • 8	106.0
т	SCB		VFF	8 • 0	105 • 6
S	SCB		VT	6 • 8	106.0
Т	SCB		VT	8 • 0	105.6
S	SAB		S	12.8	107 • 2
т	SAB		S	8 • 0	107 • 2
S	SAB		Т	6 • 8	104 • 4
Т	SAB		Т	8 • 8	104 • 8
S	SAB		VFF	6 • 8	
т	SAB		VFF	8 • 0	
S	SAB		VT	6 • 8	108.0
Т	SAB		VT	8 • 0	105 • 6
S	⁷ SAB		S	12.8	107 • 2
Т	7 SAB		S	8 • 0	107 • 2
S	⁷ SAB		Т	6 • 8	104 • 4
Т	⁷ SAB		Т	8 • 8	104.8
S	⁷ SAB		VFF	6 • 8	
т	⁷ SAB		VFF	8 • 0	
S	⁷ SAB		VT	6 • 8	106.0
Т	SAB		VΤ	8 • 0	105 • 6
S	SAB		S	12.8	107 • 2
Т	¹ SAB		S	8 • 0	107 • 2

P MEM	OP CODE	Δ	Q MEM	MMS	
s	SAB		т	6 • 8	104.4
T	SAB		т	8 • 8	104.8
s	1 SAB		VFF	6 • 8	
T	1 SAB		VFF	8 • 0	
s	SAB		VT	6 + 8	106.0
Т	SAB		VΤ	8 • 0	105 • 6
S	3 SAB		S	12.8	107 • 2
Т	3 SAB		s	8 • 0	107 • 2
S	3 SAB		Т	6 • 8	104 • 4
Т	3 SAB		Т	8 • 8	104.8
s	3 SAB		VFF	6 • 8	
т	3 SAB		VFF	8 • 0	
s	3 SAB		VΤ	6 • 8	106.0
Т	3 SAB		VT	8 • 0	105 • 6
s	CYB		S	12.8	107 • 2
Т	CYB		S	8 • 0	107 • 2
S	CYB		Т	6 • 8	104 • 4
T	CYB		Т	8 • 8	104 • 8
s	CYB		VFF	6 • 8	106.0
т	CYB		VFF	8 • 0	105.0
S	CYB		VT	6 • 8	106 • 0
Т	CYB		VT	8 * 0	105 • 6
S	CYB		S	12 • 8	107 • 2
Т	CYB		S	8 • 0	107 • 2
S	7 CYB		Т	6 • 8	104 • 4
т	⁷ CYB		Т	8 • 8	104 - 8
S	⁷ CYB		VFF	6 • 8	106 • 0
т	CYB		VFF	8 • 0	105 - 6
S	CYB		VT	6 • 8	106.0
т	CYB	20	VT	8 • 0	105 • 6
S	CYB		S	12 • 8	107 • 2
т	CYB		S	8 • 0	107 • 2
S	CYB		Т	6 • 8	104 • 4
т	CYB		Т	8 • 8	104 • 8
S	CYB		VFF	6 • 8	106 • 0
Т	CYB		VFF	8 • 0	105 • 6
S	CYB		VT	6 • 8	106 - 0
T	CYB		VT	8 • 0	105 • 6
s	³ CYB		S	12.8	107 • 2
τ	3 CYB		s	8 • 0	107 • 2
S	3 CYB		T	6 • 8	104 • 4
т	3 CYB		T	8 • 8	104 • 8
S	3 CYB		VFF	6 • 8	106.0
т	3 CYB		VFF	8 • 0	105 • 6

P MEM	OP CODE	Δ	Q MEM	MMS	
S	3 CYB		VT	6 • 8	06.0
т	3 CYB		VΤ	8 • 0 1	05 • 6
S	CYA	41	s	12.8	07 • 2
Т	CYA		s	8 • 0	07 • 2
s	CYA		Т	6 • 8	04 • 4
т	CYA		т	8 • 8	04.8
S	CYA		VFF	6 • 8	38 • 2
Т	CYA		VFF	8 • 0	38 • 8
S	CYA		VT	6 • 8	06.0
т	CYA		VT	8 • 0 1	05 • 6
S	CAB		S	12.8	07 • 2
т	CAB		S	8 • 0 1	07 • 2
S	CAB		T	6 • 8	04 • 4
т	CAB		Т	8 • 8 1	04.8
S	CAB		VFF	6 • 8	
т	CAB		VFF	8 • 0	38 • 8
S	CAB		VΤ	6 • 8	06.0
т	CAB		VΤ	8 • 0 1	05.6
s	NOA		S	19 • 2	12.8
т	NOA		S	19 • 2	8 • 0
S	NOA		T	18.0	6 • 8
т	NOA		Т	18 • 4	8 • 8
s	NOA		VFF	18.0	6 • 8
T	NOA		VFF	19 • 2	8 • 0
S	NOA		VΤ	18.0	6 • 8
Т	NOA		VT	17 • 6	8 • 0
S	NAB		S	33 • 6	12 . 8
т	NAB		S	33 • 6	8 • 0
S	NAB		T	32 • 4	6 • 8
T	NAB		Т	32 • 8	8 • 8
S	NAB		VFF	32 • 4	6 • 8
т	NAB		VFF	33 • 6	8 • 0
S	NAB		VT	32 • 4	6 • 8
Т	NAB		VT	32.0	8 • 0

TX-2 USERS HANDBOOK CHAPTER 7 - VARIOUS TABLES

TABLE OF CONTENTS

- 7-1 IN-OUT SEQUENCE NUMBER ASSIGNMENTS
- 7-2 STANDARD CONFIGURATIONS
- 7-3 OPERATION CODE MNEMONICS
- 7-4 META-COMMAND MNEMONICS
- 7-5 XEROX CHARACTER CODES
- 7-6 LINCOLN WRITER CHARACTER CODES
- 7-7 M4 COMMA CHART
- 7-8 AVERAGE DURATION OF INSTRUCTIONS

IN-OUT SEQUENCE ASSIGNMENTS FOR TX-2


00	STARTOVER		
40		60	DISPLAY NO. 1
41	ALARM, IN-OUT	61	RANDOM NUMBER GENERATOR
42	TRAP	6 2	PUNCH NO· 2
43		6 3	PUNCH NO. 1
44		6 4	
45	IBM MAG TAPE	65	LINCOLN WRITER INPUT NO. 1
46	MAG TAPE BULK STORAGE	66	LINCOLN WRITER OUTPUT NO. 1
47	MISCELLANEOUS INPUTS	67	
50	DATRAC	70	
51	XEROX	71	LINCOLN WRITER INPUT NO · 2
5 2	PETR	72	LINCOLN WRITER OUTPUT NO· 2
53		73	
54	INTERVAL TIMER	7.4	PLOTTER
55	LITE PEN	75	MISCELLANEOUS OUTPUTS
56	DISPLAY NO. 2	76	
57		77	

TABLE 7-2 STANDARD CONFIGURATION SET					
α	F α	DESCRIPTOR	α	F α	DESCRIPTOR
0	000	4 3 2 1	20	200	4 3 · 2 1
1	340	4 3 · 2 1	21	230	4 3 · 2 1
2	342	2 1 . 4 3	22	232	21.43
3	760	4 · 3 · 2 · 1	23	732	2.1.4.3
4	761	1.4.3.2	24	733	3.2.1.4
5	762	2.1.4.3	25	730	4.3.2.1
6	763	3 · 2 · 1 · 4	26	731	1.4.3.2
7	410	4 3 2 1	27	605	1.2.3.4
10	411	1 4 3 · 2	30	600	4.3.2.1
11	140	4 3 2 1	31	750	4 · 3 · 2 · 1
1 2	142	2 1 4 3	3 2	670	4.3.2.1
1 3	160	4 3 2 1	33	320	4 3 · 2 1
		`			
1 4	161	1 4 3 2	34	333	3 2 - 1 4
15	162	2 1 4 3	35	3 3 0	4 3 · 2 1
16	163	3 2 1 4	36	331	1 4 · 3 2
17	202	2 1 · 4 3	37	604	3-4-1-2

L.,.			STANDARD I	PERMUTATION	S		
1111	XX	>*	744	X/X	*	X I	X
0	1	2	3	14	5	6	7

Numerical Order	Alphabetical Order	Supernumerary Mnemonics
0	ADD - 67	(1) JMP - ^O JMP
ĺ	ADX - 15	BRC - ¹ JMP
1 2 3 4 - IOS	AUX - 10	
3	COM - 56	JPS - ² JMP
4 - IOS	CAB - 62	BRS - ³ JMP
5 - JMP (1) 6 - JPX	CYA - 60 CYB - 61	JPQ - ¹⁴ JMP
7 - JNX	DIV - 75	BPQ - 15 JMP
10 - AUX	DPX - 16	
11 - RSX	DSA - 65	JES - ¹⁶ JMP
12 - SKX (2)	EXA - 54	JPD - ²⁰ JMP
13 14 - EXX	EXX - 14 FLF - 31	BRD - ²¹ JMP
15 - ADX	FLG - 32	JDS - ²² JMP
16 - DPX	INS - 55	
17 - SKM (3)	IOS - 4	BDS - ²³ JMP
20 - LDE	ITA - 41	0
21 - SPF 22 - SPG	ITE - 40 JMP - 5	(2) REX - SEX - ^O SKX
23	JNA - 47	inx - ² skx
24 - LDA	JNX - 7	DEX - ³ SKX
25 - LDB	JOV - 44	SXD - ¹ +SKX
26 - LDC	JPA - 46	and the same of th
27 - LDD	JPX - 6 LDA - 24	sxl - ⁶ skx
30 - STE 31 - FLF	LDB - 25	sxg - ⁷ skx
32 - FLG	LDC - 26	RXF - 10 SKX
33	LDD - 27	RXD - 20 SKX
34 - STA	LDE - 20	
35 - STB	MUL - 76 NAB - 66	RFD - 30 SKX
36 - STC 37 - STD	NOA - 64	
40 - ITE	RSX - 11	(3) SKM _ ^O SKM
41 - ITA	SAB - 72	Make MKC - 1 SKM MKC - 1 SKM MKZ - 2 SKM MKN - 3 SKM SKU - 10 SKM SUC - 11 SKM SUC - 12 SKM SUZ - 12 SKM SUZ - 12 SKM SUZ - 12 SKM SUZ - 13 SKM SUZ - 13 SKM SUZ - 13 SKM SUZ - 13 SKM SUZ - 1 SKM
42 - UNA	SCA - 70	Make JMVZ 2gvM
43 - SED 44 - JOV	SCB - 71 SED - 43	Make Inks - Skill
45	SKM - 17	MKN - SKM
46 - JPA	SKX - 12	SKU - TOSKM
47 - JNA	SPF - 21	SUC -11SKM
50	SPG - 22	SKIP SUZ 12SKM
51 52	STA - 34 STB - 35	13
53	STC - 36	SUN - SKM
54 - EXA	STD - 37	Skip SKZ - SKM
55 - INS	STE - 30	on SZC - SKM
56 - COM	SUB - 77	Zero SZZ -22 _{SKM}
57 - TSD 60 - CYA	TSD - 57 TLY - 74	SZN - ²³ SKM
61 - CYB	UNA - 42	
62 - CAB		Skip SKN -30 SKM
63		on SNC -31SKM
64 - NOA		One SNZ -32 SKM
65 - DSA 66 - NAB		SNN -33SKM
67 - ADD		
70 - SCA		CYR - 4SKM
71 - SCB		MCR - ⁵ SKM
72 - SAB		MZR - ⁶ SKM
73 74 - TLY		Rotate MNR - 7skm
75 - DIV		KOTATE MNK - SKM
76 - MUL		SNR -3 ¹⁴ SKM
77 - SUB		szr - ²⁴ skm
		SUR -14SKM
		Con Dian

7-4 META-COMMAND MNEMONICS



XEROX PRINTER CHARACTER CODES

CHARACTER	OCTAL CODE	CHARACTER	OCTAL CODE
Α	154	j	122 (107)
В	142	h	324 (034)
С	361 (056)(071)(346)	n	323 (033)
D	352	p	024
E	313 (043)	q	111
F	344 (054)	t	112
G	302 (012)	10	173
н	354	×	174
I	172 (157)	У	163
J	144	z	164
К	143	α	310 (040)
L	332 (047)(062)(317)	В	311 (041)
м	360 (055)(070)(345)	γ	333 (063)
N	370 (355)	Δ	203
0	353	ε	334 (064)
Р	312 (042)	λ	023
Q	160 (145)	1	001
R	371 (356)	2	002
S	322 (017)(032)(307)	3	003
T	153	4	004
U	362 (057)(072)(347)	5	020 (005)
V	152	6	021 (006)
W	343 (053)	7	022 (007)
х	161 (146)	8	300 (010)
Υ	342 (052)	9	301 (011)
z	162 (147)	o (ZERO)	000
h	132 (117)	?	202
4	133	, (COMMA)	204
<	220 (205)	n	120 (105)
>	221 (206)	5	121 (106)
· (PERIOD)	222 (207)	×	113
+	3 5 1	O (CIRCLE)	714 (444)
-	372 (357)	~	373
v	340 (050)	^	341 (051)
•	363 (073)	#	364 (074)
1	730 (445)(460)(715)	I	731 (446)(461)(716)
Σ	703 (413)		704 (414)
Σ }	720 (415)(430)(705)	{	721 (416)(431)(706)
-	150	→	151
_	570 (555)	-	571 (556)
(140)	141
ii.=	114	=	130 (115)
/	131 (116)	*	102
U	103	c	104

Note: Bit 1.9 of the Xerox Character Code is a "size control bit". "1" means large, and "0" means small. The codes are given above with the "proper" size.

TX-2 LINCOLN WRITER CODES

00	0 =	40	Qα
01	1 ∑	41	RΔ
02	2	42	S P
03	3	43	Τ ε
04	4 /	44	U h
05	5 ×	45	V >
06	6 #	46	W B
07	7 →	47	X ^
10	8 <	50	Υ λ
11	9 >	5 1	z ~
12		52	({
13	0 🛮	53) }
14	READ IN	54	+ =
15	BEGIN	5 5	- =
16	NO	5 6	, '
17	YES	57	. *
20	A n	60	CAR RETURN
21	Вс	61	TAB
22	C v	62	BACK SPACE
23	D q	63	COLOR BLACK
24	E Y	64	SUPER
25	F t	6 5	NORMAL
26	G w	66	SUB
27	H *	67	COLOR RED
30	I 4	70	SPACE
3 1	Jу	71	WORD EXAM
32	K z	72	LINE FEED DOWN
33	L ?	73	LINE FEED UP
34	м о	74	LOWER CASE
35	N o	75	UPPER CASE
36	0 1	76	STOP
37	p <i>k</i>	77	NULLIFY

		1	
COMMAS BEFORE	COMMAS AFTER	CRAM DIAGRAM	EXAMPLE
0	0	1111	444 333 222 111
0	1		111
0	2		222 111
0	3	111	333 222 111 -
1	0	1	111
**		//	- 222 111 -
1	1	1	= 27 (52.0 - 2)2.0 - 7
1	2		- 111
1	3	+ + +	444 333 222 -
2	0	1.1	222 111
		''	111 -
2	1		42,307.00
2	2	***	222 111 444 333
2	3	1	444 333
2	0	1	111
3		V	1414
3	1		1
3	2	•	- 1:44
3	3	1	444 333

7-8 AVERAGE DURATION OF INSTRUCTIONS

This duration chart was made by TX-2 by timing the duration of 8000 repetitions of each operation with various combinations of memories. The columns are labled as follows:

P MEM - The memory used for the instructions.

OP Code - The instruction being timed.

The memory used for intermediate deferred address (if any).

Q MEM - The memory used for final operand (if any).

MMS - Average duration in microseconds.

The abbreviations used within the columns are as follows:

S - S memory

T - T memory

VFF - Flip-Flop part of V memory (A,B,C,etc.)

VT - Toggle Memory

The instructions are listed in numerical order (by op codes).

P MEM	OP CODE	Δ	Q MEM	MMS
s	AOP		167000	8 • 0
Т	AOP		167000	6 • 0
S	IOS		o	9 • 2
Т	IOS		0	7 • 2
s	JMP			7 • 6
Т	JMP			5 • 6
S	JPA			8 • 0
т	JPA			6 • 0
s	JNA			8 - 0
т	JNA			6 • 0
S	JOV			8 . 0
т	JOV			6 • 0
S	JNX			9 • 6
Т	JNX			7 • 6
S	JPX			9 • 6
Т	JPX			7 • 6
S	SKX			10.0
Т	SKX			8 • 0
S	SKX	S		20 + 4
T	SKX	S		18 • 4
S	SKX	т		18 • 4
Т	SKX	т		16 • 4
S	AUX		S	13 . 6
Т	AUX		S	11.6
S	AUX		VFF	12 • 4
Т	AUX		VFF	10 - 4
S	AUX		VΤ	12.0
Т	AUX		VT	10.0
S	AUX		Т	11 • 6
Т	AUX		Т	9 • 6
S	RSX		S	12.8
T	RSX		S	10.8
S	RSX		Т	10.8
т	RSX		Т	8 • 8
S	RSX		VFF	11.6
т	RSX		VFF	9 • 6
S	RSX		VT	11 • 2
Т	RSX		VT	9 • 2
S	ADX		s	16.0
т	ADX		\$ -	10.0
S	ADX		T	10.0
Т	ADX		T	12.0
S	ADX		VFF	8 • 8
Т	ADX		VFF	8 • 8

P MEM	OP CODE	Δ	Q MEM	MMS
S	ADX		VT	10 • 4
T	ADX		VT	8 • 4
s	DPX		S	14.0
T	DPX		s	7 • 6
s	DPX		Т	7 • 6
T	DPX		Т	10.0
S	DPX		VFF	8 • 4
T	DPX		VFF	6 • 4
S	DPX		VT	8 • 0
T	DPX		VΤ	6 • 0
S	EXX		S	14.0
T	EXX		\$	11.2
	EXX		T	11.2
S T	EXX		Ť	10.0
	EXX		VFF	11.6
s	EXX		VFF	9 • 6
Т	EXX		VT	11.2
S	EXX		VT	9 • 2
T	SKM		S	14.8
S	SKM		s	9 • 6
T	SKM		т	9 • 6
S	SKM		T	10.8
T	SKM		VFF	10 • 4
S	SKM		VFF	8 • 4
T	SKM		VT	10.0
S	SKM		VT	8 • 0
T	SKM	S	S	25 • 2
s	SKM	S	s	20.0
T	SKM	S	Т	20 • 0
s	SKM	S	т	21.2
T	SKM	S	V F F	20 • 8
S	SKM	s	VFF	18 • 8
Т	SKM	s	VT	20 • 4
S	SKM	S	VT	18 • 4
Т	SKM	T	s	23 • 2
S	SKM	т	s	18.0
T	SKM	T	Т	18.0
s	SKM	T	т	19.2
T	SKM	T	VFF	18 • 8
S	SKM	T	VFF	16 • 8
T		1	0	14.8
S	SKM		0	9 • 6
T	SKM		s	12.8
S	LDA		S	6 • 4
T	LDA		3	0 - 4

Р	MEM	OP CODE	Δ	Q	MEM	MMS
S		LDA			т	6 • 8
Т		LDA			т	8 • 8
s		LDA			VFF	6 • 8
Т		LDA			VFF	5 • 2
s		LDA			VT	6 • 8
Т		LDA			VT	4 • 8
s		LDB			S	12.8
Т		LDB			S	6 • 4
s		LDB			т	6 • 8
Т		LDB			т	8 • 8
s		LDB			VFF	6 • 8
т		LDB			VFF	5 • 2
s		LDB			VT	6 • 8
т		LDB			VT	4 • 8
s		LDC			S	12.8
Т		LDC			S	6 • 4
s		LDC			т	6 • 8
Т		LDC			т	8 • 8
s		LDC			VFF	6 • 8
Т		LDC			VFF	5 • 2
s		LDC			VT	6 • 8
Т		LDC			VΤ	4 • 8
s		LDD			S	12 * 8
Т		LDD			S	6 • 4
s		LDD			T	6 • 8
Т		LDD			Т	8 • 8
S		LDD			VFF	6 • 8
Т		LDD			VFF	5 • 2
S		LDD			VT	6 • 8
Т		LDD			VT	4 • 8
S		LDE			S	12.8
Т		LDE			S	6 • 4
S		LDE			Т	6 • 8
Т		LDE			Т	8 • 8
S		LDE			VFF	6 • 8
Т		LDE			VFF	5 • 2
S		LDE			VT	6 • 8
т		LDE			VT	4 • 8
S		SPF			s	12.8
Т		SPF			S	9 • 6
S		SPF			Т	9 • 6
Т		SPF			Т	8 • 8
S		SPF			VFF	10 • 4
Т		SPF			VFF	8 • 4

P MEM	OP CODE	Δ	Q MEM	MMS
S	SPF		VT	10.0
т	SPF		VT	8 • 0
s	SPG		S	12.8
Т	SPG		s	9 • 6
s	SPG		т	9 • 6
т	SPG		т	8 • 8
s	SPG		VFF	10 • 4
т	SPG		VFF	8 • 4
s	SPG		VT	10.0
т	SPG		VT	8 • 0
s	STA		s	14.0
Т	STA		s	7 • 6
s	STA		T	6 • 8
T	STA		Т	10.0
s	STA		VFF	6 • 8
T	STA		VFF	5 • 2
s	STA		VT	6 • 8
T	STA		VT	4 • 8
S	STB		S	14.0
T	STB		S	7 • 6
S	STB		т	6 • 8
T	STB		т	10.0
S	STB		VFF	6 • 8
T	STB		VFF	5 • 2
S	STB		VT	6 • 8
T	STB		VΤ	4 • 8
S	STC		s	14.0
T	STC		s	7 • 6
S	STC		т	6 * 8
T	STC		Т	10 - 0
S	STC			6 • 8
	STC		VFF	5 • 2
T S	STC		VT	6 • 8
T	STC		VT	4 • 8
S	STD		s	14.0
	STD		S	7 • 6
T	STD		Т	6 • 8
S	STD		Т	10.0
T	STD		VFF	6 • 8
S	STD		VFF	5 • 2
T	STD		VT	6 • 8
S	STD		VT	4 • 8
T	STE		s	14.0
S	STE		s	7 • 6
Т	215		-	

P MEM	OP CODE	Δ	Q MEM	MMS
S	STE		Т	6 • 8
T	STE		Т	10.0
s	STE		VFF	6 • 8
T	STE		VFF	5 • 2
s	STE		VT	6 • 8
T	STE		VT	4 • 8
s	EXA		s	14.0
Т	EXA		S	7 • 6
S	EXA		т	6 • 8
т	EXA		т	10.0
S	EXA		VFF	6 • 8
т	EXA		VFF	5 + 2
s	EXA		VT	6 • 8
т	EXA		VT	4 • 8
S	ITA		S	12.8
т	ITA		s	6 • 4
s	ITA		т	6 • 8
Т	ITA		т	8 • 8
s	ITA		VFF	6 • 8
т	ITA		VFF	5 • 2
s	ITA		VT	6 • 8
т	ITA		VT	4 • 8
s	UNA		s	12.8
т	UNA		s	6 • 4
s	UNA		т	6 • 8
т	UNA		т	8 • 8
s	UNA		VFF	6 • 8
т	UNA		VFF	5 • 2
s	UNA		VT	6 • 8
т	UNA		VT	4 • 8
s	DSA		S	12.8
Т	DSA		S	6 • 4
S	DSA		т	6 • 8
т	DSA		T	8 • 8
S	DSA		VFF	6 • 8
т	DSA		VFF	5 • 2
s	DSA		VT	6 • 8
т	DSA		VT	4 • 8
S	ITE		\$	12.8
т	ITE		\$	6 • 4
s	ITE		Т	6 • 8
т	ITE		т	8 • 8
S	ITE		VFF	6 • 8
T	ITE		VFF	5 • 2

P MEM	OP CODE	Δ	Q MEM	MMS
s	ITE		VT	6 • 8
Т	ITE		VT	4 • 8
S	SED		s	12.8
Т	SED		s	9 • 6
s	SED		т	9 • 6
Т	SED		Т	8 • 8
s	SED		VFF	10.4
т	SED		VFF	8 • 4
s	SED		VT	10.0
т	SED		VT	8.0
s	FLF		S	14.0
т	FLF		s	7 • 6
s	FLF		Т	6 • 8
т	FLF		Т	10.0
S	FLF		VFF	6 • 8
т	FLF		VFF	6 • 0
S	FLF		VT	6 • 8
Т	FLF		VT	4 • 8
s	FLG		S	15.6
Т	FLG		S	8 • 8
S	FLG		т	8 • 4
T	FLG		T	11.6
S	FLG		VFF	8 • 4
Т	FLG		VFF	8 • 0
S	FLG		VT	8 • 4
т	FLG		VT	6 • 8
S	TSD		S	14.4
т	TSD		S	8 • 8
S	TSD		Т	7 • 6
Т	TSD		T	10 • 4
S	TSD		VFF	7 • 6
Т	TSD		VFF	8 • 8
S	TSD		VT	7 • 6
т	TSD		VT	8 • 8
S	INS		S	15 • 2
Т	INS		S	8 • 8
\$	INS		т	6 • 8
Т	INS		Т	11 • 2
S	INS		VFF	6 • 8
т	INS		VFF	6 • 4
S	INS		VT	6 • 8
Т	INS		VT	6 • 0
S	COM		S	14.8
Т	COM		S	8 • 4

P MEM	OP CODE	Δ	Q MEM	MMS
s	сом		т	6 • 8
т	сом		т	10.8
s	COM		VFF	6 • 8
т	COM		VFF	6 • 4
s	COM		VT	6 • 8
т	COM		VT	6 • 0
s	ADD		S	12.8
т	ADD		S	6 • 4
S	ADD		Т	6 • 8
Т	ADD		Т	8 • 8
S	AD D		VFF	6 • 8
T	ADD		VFF	5 • 6
S	ADD		VT	6 • 8
т	ADD		VΤ	4 • 8
S	SUB		S	12.8
Т	SUB		S	6 • 4
S	SUB		Т	6 • 8
Т	SUB		т	8 • 8
S	SUB		VFF	6 • 8
T	SUB		VFF	5 • 6
S	SUB		VΤ	6 • 8
Т	SUB		VT	4 • 8
S	MUL		s	20 . 8
T	MUL		S	20.8
s	MUL		Т	19.6
Т	MUL		Т	20.0
s	MUL		VFF	19.6
T	MUL		VFF	20 • 8
S	MUL		VT	19 • 6
T	MUL		VT	19 • 2
S	7 MUL		S	17 • 6
Т	⁷ MUL		S	17 • 6
S	MUL		т	16 • 4
Т	7 MUL		Т	15.2
S	⁷ MUL		VFF	16 • 4
T	⁷ MUL		VFF	16.0
S	⁷ MUL		VT	16 • 4
Т	MUL		VT	16.0
S	MUL		S	16.0
Т	MUL		s	14 • 4
S	MUL		т	11 * 6
Т	MUL		Т	12.0
S	MUL		VFF	13 • 2
Т	¹ MU L		VFF	12.8

P MEM	OP CODE	Δ	Q MEM	MMS
s	¹ MUL		VT	13 • 2
т	I MUL		VT	12.8
s	3 MUL		s	12.8
т	3 MUL		s	11.2
s	3 MUL		т	10.0
т	3 MUL		т	8 • 8
s	3 MUL		VFF	10.0
т	3 MUL		VFF	9 • 6
s	3 MUL	*	VT	10.0
т	3 MUL		VT	9 • 6
s	DIV		s	80.0
т	DIV		s	80.0
s	DIV		т	77 • 2
т	DIV		т	77 • 6
s	DIV		vff	78 • 8
т	DIV		VFF	78 • 4
s	DIV		VT	77 • 2
T	DIV		VT	78 • 4
S	DIV		S	60 + 8
T	7 _{DIV}		s	60 • 8
	7DIV		T	59 • 6
S T	DIV		T	60 • 0
T	7 _{DIV}		VFF	59 • 6
S	7 _{DIV}		VFF	60 • 8
Т	PDIV			59 • 6
s	DIV		VT	
Т	DIV		VT	59 • 2
S	DIV		s	43 • 2
Т	DIV		s	43 • 2
S	DIV DIV		Ţ	42.0
Т			T	40 • 8
S	DIV		VFF	42.0
т	DIV		V F F	41.6
S	DIV		VT	42.0
T	DIV		VT	41.6
S	3 DIV		S	22 • 4
Т	3 DIV		S	22 • 4
\$	3 DIV		T	19 • 6
Т	3 DIV		Т	20.0
S	3 DIV		VFF	21 • 2
т	³ DIV		VFF	20 • 8
S	³ DIV		VT	19.6
T	3 DIV		VT	20 • 8
S	TLY		S	19 • 2
Т	TLY		S	19 • 2

P MEM	OP CODE	Δ	Q MEM	MMS	
s	TLY		Т	16 • 4	
T	TLY		T	16 • 8	
	TLY		VFF	18.0	
S T	TLY		VFF	17 • 6	
	TLY		VT	18 • 0	
S T	TLY		VT	17 • 6	
S	TLY		S	16.0	
T	7 _{TLY}		s	16.0	
	7 _{TLY}		T	13 • 2	
S T	TLY		T	13 • 6	
	TLY		VFF	14.8	
s	7 _{TLY}		VFF	14.4	
T	7 _{TLY}		VT	13 • 2	
s	TLY				
T	1TLY		VT	14.4	
S	TLY		s	12.8	
Т			S	11.2	
S	¹ TLY		Т	10.0	
Т	TLY		T	12.0	
S	¹ TLY		VFF	10.0	
Т	TLY		VFF	11.2	
S	TLY		VT	10.0	
Т	TLY		VT	9 • 6	
s	TLY		S	12.8	
т	3 TLY		S	8 • 0	
s	3 TLY		Т	6 • 8	
т	3 TLY		T	8 • 8	
s	3 TLY		VFF	6 • 8	
т	³ TLY		VFF	8 • 0	
S	³ TLY		VΤ	6 • 8	
Т	³ TLY		VT	8 • 0	
s	SCA		S	12 • 8	107 • 2
т	SCA		S	8 • 0	107 • 2
S	SCA		т	6 • 8	104 • 4
Т	SCA		т	8 • 8	104 • 8
S	SCA		VFF	6 • 8	
Т	SCA		VFF	8 • 0	
S	SCA		VT	6 • 8	106.0
T	SCA		VT	8 • 0	105 • 6
S	7 SCA		S	12 • 8	107 • 2
т	z sca		S	8 • 0	107 • 2
s	SCA		Т	6 * 8	104 • 4
T	7 SCA		т	8 • 8	104 • 8
S	"SCA	¥)	VFF	6 • 8	
Т	7 SCA		VFF	8 • 0	

P MEM	OP CODE	Δ	Q MEM	MMS	
s	7 SCA		VT	6 • 8	106.0
Т	7 SCA		VT	8 • 0	105 • 6
S	1 SCA		s	12.8	107 • 2
Т	1 SCA		S	8.0	107 • 2
S	1 SCA		Т	6 • 8	104.4
Т	SCA		T	8 • 8	104 • 8
S	SCA		VFF	6 • 8	
т	1 SCA		VFF	8 • 0	
s	SCA		VT	6 • 8	106.0
Т	SCA		VT	8 • 0	105 • 6
S	3 SCA		S	12.8	107 • 2
т	3 SCA		S	8 • 0	107 • 2
s	3 SCA		т	6 • 8	104.4
т	3 SCA		т	8 • 8	104 . 8
S	3 SCA		VFF	6 • 8	
т	3 SCA		VFF	8 • 0	
S	3 SCA		VΤ	6 • 8	106.0
т	3 SCA		VΤ	8.0	105.6
s	SCB		S	12.8	107 • 2
т	SCB		s	8 • 0	107 • 2
S	SCB		т	6 • 8	104 • 4
т	SCB		T.	8 • 8	104.8
S	SCB		VFF	6 • 8	106.0
T	SCB		VFF	8 • 0	105 • 6
S	SCB		VT	6 • 8	106.0
Т	SCB		VT	8 • 0	105 • 6
s	SAB		S	12.8	107 • 2
Т	SAB		S	8 • 0	107 • 2
S	SAB		Т	6 • 8	104 • 4
Т	SAB		т	8 • 8	104 • 8
S	SAB		VFF	6 • 8	
Т	SAB		VFF	8 • 0	
S	SAB		V٢	6 • 8	106.0
Т	SAB		VT	8 • 0	105 • 6
S	⁷ SAB		S	12.8	107 • 2
T	SAB		S	8 • 0	107 • 2
S	⁷ SAB		т	6 • 8	104.4
Т	7 SAB		Т	8 • 8	104 • 8
S	7 SAB		VFF	6 • 8	
T	7 SAB		VFF	8 • 0	10000000 10000
S	SAB		VT	6 • 8	106 • 0
Т	SAB		VT	8 • 0	105 • 6
S	SAB		S	12.8	107 • 2
T	SAB		S	8 • 0	107 • 2

P MEM	OP CODE	Δ	Q MEM	MMS	
s	1 SAB		т	6 • 8	104 • 4
Т	1 SAB		т	8 • 8	104.8
S	1 SAB		VFF	6 • 8	
т	1 SAB		VFF	8.0	
S	1 SAB		VT	6 • 8	106 • 0
т	1 SAB		VT	8 • 0	105 • 6
S	3 SAB		S	12.8	107 • 2
т	3 SAB		S	8.0	107 - 2
s	3 SAB		Т	6 • 8	104 • 4
т	3 SAB		Т	8 + 8	104 . 8
s	3 SAB		VFF	6 • 8	
т	3 SAB		VFF	8 • 0	
s	3 SAB		VT	6 • 8	106.0
Т	3 SAB		VT	8 • 0	105 • 6
S	CYB		S	12.8	107 • 2
Т	CYB		S	8 • 0	107 • 2
S	CYB		T	6 • 8	104 • 4
Т	CYB		T	8 • 8	104 • 8
s	CYB		VFF	6 • 8	106 • 0
T	CYB		VFF	8 • 0	105.0
S	CYB		VT	6 • 8	106 • 0
Т	CYB		VT	8 • 0	105 • 6
S	CYB		S	12 • 8	107 • 2
T	CYB		S	8 • 0	107 • 2
S	⁷ CYB		Т	6 • 8	104 • 4
т	CYB		Т	8 • 8	104 • 8
S	⁷ CYB		VFF	6 • 8	106 • 0
Т	CYB		VFF	8 • 0	105 • 6
S	⁷ CYB		VT	6 • 8	106 • 0
T	⁷ CYB		VŢ	8 • 0	105 • 6
S	CYB		S	12 • 8	107 • 2
Т	CYB		s	8 • 0	107 • 2
S	CYB		Т	6 • 8	104 • 4
Т	CYB		Т	8 • 8	104 . 8
s	CYB		VFF	6 • 8	106 • 0
Т	CYB		VFF	8 • 0	105 • 6
S	CYB		VT	6 • 8	106.0
Т	CYB		VT	8 • 0	105 • 6
s	3 CYB		S	12.8	107 • 2
т	3 CYB		s	8 • 0	107 • 2
S	3 CYB		T	6 • 8	104 • 4
т	3 CYB		T	8 • 8	104 • 8
S	³ CYB		VFF	6 • 8	106 - 0
т	3 CYB		VFF	8 • 0	105 • 6

P MEM	OP CODE	Δ	Q MEM	MMS	
S	3 CYB		VT	6 • 8	106 • 0
Т	3 CYB		VΤ	8 • 0	105 • 6
S	CYA		s	12.8	107 • 2
T	CYA		s	8 • 0	107 • 2
S	CYA		Т	6 • 8	104 • 4
Т	CYA		т	8 • 8	104.8
S	CYA		VFF	6 • 8	38 • 2
Т	CYA		VFF	8 • 0	38 • 8
S	CYA		VT	6 • 8	106.0
Т	CYA		VT	8 • 0	105 • 6
S	CAB		S	12.8	107 • 2
т	CAB		S	8 • 0	107 • 2
S	CAB		т	6 • 8	104.4
Т	CAB		T	8 • 8	104 . 8
S	CAB		VFF	6 • 8	
Т	CAB		VFF	8 • 0	38 • 8
S	CAB		VΤ	6 • 8	106.0
T	CAB		VT	8 • 0	105 • 6
S	NOA		S	19 • 2	12.8
Т	NOA		S	19 • 2	8 . 0
S	NOA		Т	18.0	6 • 8
Т	NOA		Т	18 • 4	8 • 8
\$	NOA		VFF	18.0	6 • 8
Т	NOA		VFF	19 • 2	8 • 0
S	NOA		VT	18 • 0	6 • 8
Т	NOA		VT	17 • 6	8 • 0
S	NAB		S	33 • 6	12.8
Т	NAB		S	33 • 6	8 • 0
S	NAB		T	32 • 4	6 • 8
T	NAB		T	32 • 8	8 • 8
S	NAB		VFF	32 • 4	6 • 8
Т	NAB		VFF	33 • 6	8 • 0
S	NAB		VT	32 • 4	6 • 8
Т	NAB		VT	32.0	8 • 0